Make the verifier a little quieter on instructions that it's probably

(and likely) wrong about anyhow.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@119320 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher 2010-11-16 01:58:21 +00:00
parent b8efa6b475
commit 800e57313e

View File

@ -558,7 +558,9 @@ MachineVerifier::visitMachineOperand(const MachineOperand *MO, unsigned MONum) {
else if (MO->isImplicit())
report("Explicit definition marked as implicit", MO, MONum);
} else if (MONum < TI.getNumOperands()) {
if (MO->isReg()) {
// Don't check if it's a variadic instruction. See, e.g., LDM_RET in the arm
// back end.
if (MO->isReg() && MONum != TI.getNumOperands()-1) {
if (MO->isDef())
report("Explicit operand marked as def", MO, MONum);
if (MO->isImplicit())