6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

Added release notes for the Mips target.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_35@223231 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Sanders 2014-12-03 13:43:39 +00:00
parent fbdf576a96
commit 80b3711ee8
1 changed files with 34 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
docs/ReleaseNotes.rst
View File

@ -24,6 +24,40 @@ them.
Non-comprehensive list of changes in this release Non-comprehensive list of changes in this release
================================================= =================================================
Changes to the MIPS Target
--------------------------
* A large number of bugs have been fixed for big-endian Mips targets using the
N32 and N64 ABI's. Please note that some of these bugs will still affect
LLVM-IR generated by LLVM 3.5 since correct code generation depends on
appropriate usage of the ``inreg``, ``signext``, and ``zeroext`` attributes
on all function arguments and returns.
* The registers used to return a structure containing a single 128-bit floating
point member on the N32/N64 ABI's have been changed from those specified by
the ABI documentation to match those used by GCC. The documentation specifies
that ``$f0`` and ``$f2`` should be used but GCC has used ``$f0`` and ``$f1``
for many years.
* Returning a zero-byte struct no longer causes incorrect code generation when
using the O32 ABI.
* The exception personality has been changed for 64-bit Mips targets to
eliminate warnings about relocations in a read-only section.
* Incorrect usage of odd-numbered single-precision floating point registers
has been fixed when the fastcc calling convention is used with 64-bit FPU's
and -mno-odd-spreg.
* For inline assembly, the 'z' print-modifier print modifier can now be used on
non-immediate values.
* Attempting to disassemble l[wd]c[23], s[wd]c[23], cache, and pref no longer
triggers an assertion.
Non-comprehensive list of changes in 3.5
========================================
* All backends have been changed to use the MC asm printer and support for the * All backends have been changed to use the MC asm printer and support for the
non MC one has been removed. non MC one has been removed.