6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-28 22:55:52 +00:00
Code Issues Projects Releases Wiki Activity

use chain operands to ensure the copies don't wander from the rdtsc instruction.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24434 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-11-20 22:01:40 +00:00
parent 33a13d4bd2
commit 81363c3871
1 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/X86/X86ISelLowering.cpp
View File

@ -914,9 +914,15 @@ SDOperand X86TargetLowering::LowerOperation(SDOperand Op, SelectionDAG &DAG) {
DAG.getSrcValue(NULL));
}
case ISD::READCYCLECOUNTER: {
SDOperand rd = DAG.getNode(X86ISD::RDTSC_DAG, MVT::Other, Op.getOperand(0));
SDOperand Lo = DAG.getCopyFromReg(rd, X86::EAX, MVT::i32);
SDOperand Hi = DAG.getCopyFromReg(rd, X86::EDX, MVT::i32);
std::vector<MVT::ValueType> Tys;
Tys.push_back(MVT::Other);
Tys.push_back(MVT::Flag);
std::vector<SDOperand> Ops;
Ops.push_back(Op.getOperand(0));
SDOperand rd = DAG.getNode(X86ISD::RDTSC_DAG, Tys, Ops);
SDOperand Lo = DAG.getCopyFromReg(rd, X86::EAX, MVT::i32, rd.getValue(1));
SDOperand Hi = DAG.getCopyFromReg(Lo.getValue(1), X86::EDX,
MVT::i32, Lo.getValue(2));
return DAG.getNode(ISD::BUILD_PAIR, MVT::i64, Lo, Hi);
}
}