mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-15 07:34:33 +00:00
Remove DwarfRegNum from CARRY. I should be encoded with DW_OP_bit_piece.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@132190 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
07cbe23173
commit
81a2745830
@ -102,7 +102,7 @@ let Namespace = "MBlaze" in {
|
||||
// The carry bit. In the Microblaze this is really bit 29 of the
|
||||
// MSR register but this is the only bit of that register that we
|
||||
// are interested in modeling.
|
||||
def CARRY : MBlazeSPRReg<0x0000, "rmsr[c]">, DwarfRegNum<[33]>;
|
||||
def CARRY : MBlazeSPRReg<0x0000, "rmsr[c]">;
|
||||
}
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
Loading…
x
Reference in New Issue
Block a user