6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-05 01:31:05 +00:00
Code Issues Projects Releases Wiki Activity

Update PowerPC target information.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_35@217304 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2014-09-06 03:26:11 +00:00
parent f55c17bc33
commit 830c9e0658
1 changed files with 31 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
docs/ReleaseNotes.rst
View File

@ -217,6 +217,37 @@ We had also decided that the name of the combined backend should be AArch64,
following ARM's official documentation. So, at the end of May the old
AArch64 directory was removed, and ARM64 renamed into its place.
Changes to the PowerPC Target
-----------------------------
The PowerPC 64-bit Little Endian subtarget (powerpc64le-unknown-linux-gnu) is
now fully supported. This includes support for the Altivec instruction set.
The Power Architecture 64-Bit ELFv2 ABI Specification is now supported, and
is the default ABI for Little Endian. The ELFv1 ABI remains the default ABI
for Big Endian. Currently, it is not possible to override these defaults.
That capability will be available (albeit not recommended) in a future release.
Links to the ELFv2 ABI specification and to the Power ISA Version 2.07
specification may be found `here <https://www-03.ibm.com/technologyconnect/tgcm/TGCMServlet.wss?alias=OpenPOWER&linkid=1n0000>`_ (free registration required).
Efforts are underway to move this to a location that doesn't require
registration, but the planned site isn't ready yet.
Experimental support for the VSX instruction set introduced with ISA 2.06
is now available using the ``-mvsx`` switch. Work remains on this, so it
is not recommended for production use. VSX is disabled for Little Endian
regardless of this switch setting.
Load/store cost estimates have been improved.
Constant hoisting has been enabled.
Global named register support has been enabled.
Initial support for PIC code has been added for the 32-bit ELF subtarget.
Further support will be available in a future release.
Changes to CMake build system
-----------------------------