6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-28 19:25:00 +00:00
Code Issues Projects Releases Wiki Activity

Remove warning about initialization order.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@52980 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling
2008-07-01 21:00:31 +00:00
parent 844a3d163b
commit 836ba9d7e7
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/TargetRegisterInfo.cpp
View File

@@ -24,8 +24,8 @@ TargetRegisterInfo::TargetRegisterInfo(const TargetRegisterDesc *D, unsigned NR,
regclass_iterator RCB, regclass_iterator RCE, regclass_iterator RCB, regclass_iterator RCE,
int CFSO, int CFDO, int CFSO, int CFDO,
const unsigned* subregs, const unsigned subregsize) const unsigned* subregs, const unsigned subregsize)
: Desc(D), NumRegs(NR), RegClassBegin(RCB), RegClassEnd(RCE), : SubregHash(subregs), SubregHashSize(subregsize), Desc(D), NumRegs(NR),
SubregHash(subregs), SubregHashSize(subregsize) { RegClassBegin(RCB), RegClassEnd(RCE) {
assert(NumRegs < FirstVirtualRegister && assert(NumRegs < FirstVirtualRegister &&
"Target has too many physical registers!"); "Target has too many physical registers!");