6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-26 05:25:47 +00:00
Code Issues Projects Releases Wiki Activity

Improve debugging output when choosing a register to spill.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@10604 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Alkis Evlogimenos
2003-12-24 18:53:31 +00:00
parent 7a40eaacee
commit 843397c237
1 changed files with 3 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
lib/CodeGen/RegAllocLinearScan.cpp
View File

@@ -552,8 +552,7 @@ void RA::assignStackSlotAtInterval(Intervals::const_iterator cur)
if (cur->weight < minWeight) { if (cur->weight < minWeight) {
restoreRegUse(); restoreRegUse();
DEBUG(std::cerr << "\t\t\t\tspilling : " << mri_->getName(minReg) DEBUG(std::cerr << "\t\t\t\tspilling : " << *cur << '\n');
<< ", weight: " << cur->weight << '\n');
assignVirt2StackSlot(cur->reg); assignVirt2StackSlot(cur->reg);
} }
else { else {
@@ -570,9 +569,7 @@ void RA::assignStackSlotAtInterval(Intervals::const_iterator cur)
toSpill.find(v2pMap_[reg]) != toSpill.end() && toSpill.find(v2pMap_[reg]) != toSpill.end() &&
cur->overlaps(**i)) { cur->overlaps(**i)) {
spilled.push_back(v2pMap_[reg]); spilled.push_back(v2pMap_[reg]);
DEBUG(std::cerr << "\t\t\t\tspilling : " DEBUG(std::cerr << "\t\t\t\tspilling : " << **i << '\n');
<< mri_->getName(minReg) << ", weight: "
<< (*i)->weight << '\n');
assignVirt2StackSlot(reg); assignVirt2StackSlot(reg);
i = active_.erase(i); i = active_.erase(i);
} }
@@ -586,9 +583,7 @@ void RA::assignStackSlotAtInterval(Intervals::const_iterator cur)
if (reg >= MRegisterInfo::FirstVirtualRegister && if (reg >= MRegisterInfo::FirstVirtualRegister &&
toSpill.find(v2pMap_[reg]) != toSpill.end() && toSpill.find(v2pMap_[reg]) != toSpill.end() &&
cur->overlaps(**i)) { cur->overlaps(**i)) {
DEBUG(std::cerr << "\t\t\t\tspilling : " DEBUG(std::cerr << "\t\t\t\tspilling : " << **i << '\n');
<< mri_->getName(minReg) << ", weight: "
<< (*i)->weight << '\n');
assignVirt2StackSlot(reg); assignVirt2StackSlot(reg);
i = inactive_.erase(i); i = inactive_.erase(i);
} }