mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 04:29:21 +00:00
Friendly names
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25364 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
72223eea95
commit
84a0605feb
@ -128,6 +128,21 @@ AlphaTargetLowering::AlphaTargetLowering(TargetMachine &TM) : TargetLowering(TM)
|
||||
useITOF = TM.getSubtarget<AlphaSubtarget>().hasF2I();
|
||||
}
|
||||
|
||||
const char *AlphaTargetLowering::getTargetNodeName(unsigned Opcode) const {
|
||||
switch (Opcode) {
|
||||
default: return 0;
|
||||
case AlphaISD::ITOFT_: return "Alpha::ITOFT_";
|
||||
case AlphaISD::FTOIT_: return "Alpha::FTOIT_";
|
||||
case AlphaISD::CVTQT_: return "Alpha::CVTQT_";
|
||||
case AlphaISD::CVTQS_: return "Alpha::CVTQS_";
|
||||
case AlphaISD::CVTTQ_: return "Alpha::CVTTQ_";
|
||||
case AlphaISD::GPRelHi: return "Alpha::GPRelHi";
|
||||
case AlphaISD::GPRelLo: return "Alpha::GPRelLo";
|
||||
case AlphaISD::RelLit: return "Alpha::RelLit";
|
||||
case AlphaISD::GlobalBaseReg: return "Alpha::GlobalBaseReg";
|
||||
case AlphaISD::DivCall: return "Alpha::DivCall";
|
||||
}
|
||||
}
|
||||
|
||||
//http://www.cs.arizona.edu/computer.help/policy/DIGITAL_unix/AA-PY8AC-TET1_html/callCH3.html#BLOCK21
|
||||
|
||||
|
@ -56,7 +56,10 @@ namespace llvm {
|
||||
/// LowerOperation - Provide custom lowering hooks for some operations.
|
||||
///
|
||||
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
|
||||
|
||||
|
||||
//Friendly names for dumps
|
||||
const char *getTargetNodeName(unsigned Opcode) const;
|
||||
|
||||
/// LowerArguments - This hook must be implemented to indicate how we should
|
||||
/// lower the arguments for the specified function, into the specified DAG.
|
||||
virtual std::vector<SDOperand>
|
||||
|
Loading…
Reference in New Issue
Block a user