mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2026-04-26 12:20:42 +00:00
Change TargetLowering::getRepRegClassFor to take an MVT, instead of
EVT. Accordingly, change RegDefIter to contain MVTs instead of EVTs. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170140 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -780,7 +780,7 @@ MachineLICM::getRegisterClassIDAndCost(const MachineInstr *MI,
|
||||
unsigned Reg, unsigned OpIdx,
|
||||
unsigned &RCId, unsigned &RCCost) const {
|
||||
const TargetRegisterClass *RC = MRI->getRegClass(Reg);
|
||||
EVT VT = *RC->vt_begin();
|
||||
MVT VT = *RC->vt_begin();
|
||||
if (VT == MVT::Untyped) {
|
||||
RCId = RC->getID();
|
||||
RCCost = 1;
|
||||
|
||||
Reference in New Issue
Block a user