6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-26 23:32:58 +00:00
Code Issues Projects Releases Wiki Activity

Rearrange #includes ... since there are fewer now I guess it's a win.

Browse Source 
(I also zapped printMachineCode() and printLabel() at the previous checkin,
but forgot to mention it.)


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@8646 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Brian Gaeke 2003-09-21 02:50:21 +00:00
parent 5779ef2ce0
commit 874f423f54
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/RegAlloc/PhyRegAlloc.cpp
View File

@ -4,11 +4,11 @@
// //
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
#include "llvm/CodeGen/RegisterAllocation.h"
#include "PhyRegAlloc.h" #include "PhyRegAlloc.h"
#include "RegAllocCommon.h" #include "RegAllocCommon.h"
#include "RegClass.h" #include "RegClass.h"
#include "IGNode.h" #include "IGNode.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineInstrBuilder.h" #include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineInstrAnnot.h" #include "llvm/CodeGen/MachineInstrAnnot.h"
#include "llvm/CodeGen/MachineFunction.h" #include "llvm/CodeGen/MachineFunction.h"
@ -16,7 +16,6 @@
#include "llvm/CodeGen/FunctionLiveVarInfo.h" #include "llvm/CodeGen/FunctionLiveVarInfo.h"
#include "llvm/CodeGen/InstrSelection.h" #include "llvm/CodeGen/InstrSelection.h"
#include "llvm/Analysis/LoopInfo.h" #include "llvm/Analysis/LoopInfo.h"
#include "llvm/Target/TargetFrameInfo.h"
#include "llvm/Target/TargetInstrInfo.h" #include "llvm/Target/TargetInstrInfo.h"
#include "llvm/Function.h" #include "llvm/Function.h"
#include "llvm/Type.h" #include "llvm/Type.h"
@ -1169,6 +1168,7 @@ void PhyRegAlloc::allocateStackSpace4SpilledLRs() {
} // for all LR's in hash map } // for all LR's in hash map
} }
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------
// The entry point to Register Allocation // The entry point to Register Allocation
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------

4
lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
View File

@ -4,11 +4,11 @@
// //
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
#include "llvm/CodeGen/RegisterAllocation.h"
#include "PhyRegAlloc.h" #include "PhyRegAlloc.h"
#include "RegAllocCommon.h" #include "RegAllocCommon.h"
#include "RegClass.h" #include "RegClass.h"
#include "IGNode.h" #include "IGNode.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineInstrBuilder.h" #include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineInstrAnnot.h" #include "llvm/CodeGen/MachineInstrAnnot.h"
#include "llvm/CodeGen/MachineFunction.h" #include "llvm/CodeGen/MachineFunction.h"
@ -16,7 +16,6 @@
#include "llvm/CodeGen/FunctionLiveVarInfo.h" #include "llvm/CodeGen/FunctionLiveVarInfo.h"
#include "llvm/CodeGen/InstrSelection.h" #include "llvm/CodeGen/InstrSelection.h"
#include "llvm/Analysis/LoopInfo.h" #include "llvm/Analysis/LoopInfo.h"
#include "llvm/Target/TargetFrameInfo.h"
#include "llvm/Target/TargetInstrInfo.h" #include "llvm/Target/TargetInstrInfo.h"
#include "llvm/Function.h" #include "llvm/Function.h"
#include "llvm/Type.h" #include "llvm/Type.h"
@ -1169,6 +1168,7 @@ void PhyRegAlloc::allocateStackSpace4SpilledLRs() {
} // for all LR's in hash map } // for all LR's in hash map
} }
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------
// The entry point to Register Allocation // The entry point to Register Allocation
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------