mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-05 13:26:55 +00:00
Mass update to CodeGen tests to use CHECK-LABEL for labels corresponding to function definitions for more informative error messages. No functionality change and all updated tests passed locally.
This update was done with the following bash script: find test/CodeGen -name "*.ll" | \ while read NAME; do echo "$NAME" if ! grep -q "^; *RUN: *llc.*debug" $NAME; then TEMP=`mktemp -t temp` cp $NAME $TEMP sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \ while read FUNC; do sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP done sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP mv $TEMP $NAME fi done git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -6,7 +6,7 @@ declare void @foo(i64 *)
|
||||
|
||||
; Test with the loaded value first.
|
||||
define void @f1(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; CHECK: f1:
|
||||
; CHECK-LABEL: f1:
|
||||
; CHECK-NOT: %r2
|
||||
; CHECK: jl [[LABEL:[^ ]*]]
|
||||
; CHECK-NOT: %r2
|
||||
@@ -22,7 +22,7 @@ define void @f1(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
|
||||
; ...and with the loaded value second
|
||||
define void @f2(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; CHECK: f2:
|
||||
; CHECK-LABEL: f2:
|
||||
; CHECK-NOT: %r2
|
||||
; CHECK: jnl [[LABEL:[^ ]*]]
|
||||
; CHECK-NOT: %r2
|
||||
@@ -38,7 +38,7 @@ define void @f2(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
|
||||
; Check the high end of the aligned STG range.
|
||||
define void @f3(i64 *%base, i64 %alt, i32 %limit) {
|
||||
; CHECK: f3:
|
||||
; CHECK-LABEL: f3:
|
||||
; CHECK-NOT: %r2
|
||||
; CHECK: jl [[LABEL:[^ ]*]]
|
||||
; CHECK-NOT: %r2
|
||||
@@ -56,7 +56,7 @@ define void @f3(i64 *%base, i64 %alt, i32 %limit) {
|
||||
; Check the next doubleword up, which needs separate address logic.
|
||||
; Other sequences besides this one would be OK.
|
||||
define void @f4(i64 *%base, i64 %alt, i32 %limit) {
|
||||
; CHECK: f4:
|
||||
; CHECK-LABEL: f4:
|
||||
; CHECK-NOT: %r2
|
||||
; CHECK: jl [[LABEL:[^ ]*]]
|
||||
; CHECK-NOT: %r2
|
||||
@@ -74,7 +74,7 @@ define void @f4(i64 *%base, i64 %alt, i32 %limit) {
|
||||
|
||||
; Check the low end of the STG range.
|
||||
define void @f5(i64 *%base, i64 %alt, i32 %limit) {
|
||||
; CHECK: f5:
|
||||
; CHECK-LABEL: f5:
|
||||
; CHECK-NOT: %r2
|
||||
; CHECK: jl [[LABEL:[^ ]*]]
|
||||
; CHECK-NOT: %r2
|
||||
@@ -92,7 +92,7 @@ define void @f5(i64 *%base, i64 %alt, i32 %limit) {
|
||||
; Check the next doubleword down, which needs separate address logic.
|
||||
; Other sequences besides this one would be OK.
|
||||
define void @f6(i64 *%base, i64 %alt, i32 %limit) {
|
||||
; CHECK: f6:
|
||||
; CHECK-LABEL: f6:
|
||||
; CHECK-NOT: %r2
|
||||
; CHECK: jl [[LABEL:[^ ]*]]
|
||||
; CHECK-NOT: %r2
|
||||
@@ -110,7 +110,7 @@ define void @f6(i64 *%base, i64 %alt, i32 %limit) {
|
||||
|
||||
; Check that STG allows an index.
|
||||
define void @f7(i64 %base, i64 %index, i64 %alt, i32 %limit) {
|
||||
; CHECK: f7:
|
||||
; CHECK-LABEL: f7:
|
||||
; CHECK-NOT: %r2
|
||||
; CHECK: jl [[LABEL:[^ ]*]]
|
||||
; CHECK-NOT: %r2
|
||||
@@ -129,7 +129,7 @@ define void @f7(i64 %base, i64 %index, i64 %alt, i32 %limit) {
|
||||
|
||||
; Check that volatile loads are not matched.
|
||||
define void @f8(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; CHECK: f8:
|
||||
; CHECK-LABEL: f8:
|
||||
; CHECK: lg {{%r[0-5]}}, 0(%r2)
|
||||
; CHECK: {{jl|jnl}} [[LABEL:[^ ]*]]
|
||||
; CHECK: [[LABEL]]:
|
||||
@@ -144,7 +144,7 @@ define void @f8(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
|
||||
; ...likewise stores. In this case we should have a conditional load into %r3.
|
||||
define void @f9(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; CHECK: f9:
|
||||
; CHECK-LABEL: f9:
|
||||
; CHECK: jnl [[LABEL:[^ ]*]]
|
||||
; CHECK: lg %r3, 0(%r2)
|
||||
; CHECK: [[LABEL]]:
|
||||
@@ -163,7 +163,7 @@ define void @f9(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; to restrict the test to a stronger ordering.
|
||||
define void @f10(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; FIXME: should use a normal load instead of CSG.
|
||||
; CHECK: f10:
|
||||
; CHECK-LABEL: f10:
|
||||
; CHECK: csg {{%r[0-5]}}, {{%r[0-5]}}, 0(%r2)
|
||||
; CHECK: {{jl|jnl}} [[LABEL:[^ ]*]]
|
||||
; CHECK: [[LABEL]]:
|
||||
@@ -179,7 +179,7 @@ define void @f10(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; ...likewise stores.
|
||||
define void @f11(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
; FIXME: should use a normal store instead of CSG.
|
||||
; CHECK: f11:
|
||||
; CHECK-LABEL: f11:
|
||||
; CHECK: jnl [[LABEL:[^ ]*]]
|
||||
; CHECK: lg %r3, 0(%r2)
|
||||
; CHECK: [[LABEL]]:
|
||||
@@ -194,7 +194,7 @@ define void @f11(i64 *%ptr, i64 %alt, i32 %limit) {
|
||||
|
||||
; Try a frame index base.
|
||||
define void @f12(i64 %alt, i32 %limit) {
|
||||
; CHECK: f12:
|
||||
; CHECK-LABEL: f12:
|
||||
; CHECK: brasl %r14, foo@PLT
|
||||
; CHECK-NOT: %r15
|
||||
; CHECK: jl [[LABEL:[^ ]*]]
|
||||
|
Reference in New Issue
Block a user