6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 20:29:48 +00:00
Code Issues Projects Releases Wiki Activity

Fix decoding ambiguities of stdrex and ldrex.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@119801 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Owen Anderson 2010-11-19 13:11:50 +00:00
parent b458b15510
commit 8b8640a964
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/ARMInstrThumb2.td
View File

@ -2754,10 +2754,8 @@ class T2I_ldrex<bits<2> opcod, dag oops, dag iops, AddrMode am, SizeFlagVal sz,
bits<4> Rn; bits<4> Rn;
bits<4> Rt; bits<4> Rt;
bits<8> imm;
let Inst{19-16} = Rn{3-0}; let Inst{19-16} = Rn{3-0};
let Inst{15-12} = Rt{3-0}; let Inst{15-12} = Rt{3-0};
let Inst{7-0} = imm{7-0};
} }
class T2I_strex<bits<2> opcod, dag oops, dag iops, AddrMode am, SizeFlagVal sz, class T2I_strex<bits<2> opcod, dag oops, dag iops, AddrMode am, SizeFlagVal sz,
InstrItinClass itin, string opc, string asm, string cstr, InstrItinClass itin, string opc, string asm, string cstr,
@ -2772,11 +2770,9 @@ class T2I_strex<bits<2> opcod, dag oops, dag iops, AddrMode am, SizeFlagVal sz,
bits<4> Rd; bits<4> Rd;
bits<4> Rn; bits<4> Rn;
bits<4> Rt; bits<4> Rt;
bits<8> imm;
let Inst{11-8} = Rd{3-0}; let Inst{11-8} = Rd{3-0};
let Inst{19-16} = Rn{3-0}; let Inst{19-16} = Rn{3-0};
let Inst{15-12} = Rt{3-0}; let Inst{15-12} = Rt{3-0};
let Inst{7-0} = imm{7-0};
} }
let mayLoad = 1 in { let mayLoad = 1 in {