6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 19:29:31 +00:00
Code Issues Projects Releases Wiki Activity

Renamed files:

Browse Source 
* PowerPCReg.td => PowerPCRegisterinfo.td
* PowerPCInstrs.td => PowerPCInstrInfo.td


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15295 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2004-07-27 23:29:16 +00:00
parent de0ceb58ba
commit 8c02c1cbb8
4 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/PowerPC/Makefile
View File

@ -16,31 +16,31 @@ $(SourceDepend): PowerPCGenRegisterInfo.h.inc PowerPCGenRegisterNames.inc \
PowerPCGenInstrInfo.inc
PowerPCGenRegisterNames.inc:: $(SourceDir)/PowerPC.td \
$(SourceDir)/PowerPCReg.td \
$(SourceDir)/PowerPCRegisterInfo.td \
$(SourceDir)/../Target.td $(TBLGEN)
@echo "Building PowerPC.td register names with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-enums -o $@
PowerPCGenRegisterInfo.h.inc:: $(SourceDir)/PowerPC.td \
$(SourceDir)/PowerPCReg.td \
$(SourceDir)/PowerPCRegisterInfo.td \
$(SourceDir)/../Target.td $(TBLGEN)
@echo "Building PowerPC.td register information header with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc-header -o $@
PowerPCGenRegisterInfo.inc:: $(SourceDir)/PowerPC.td \
$(SourceDir)/PowerPCReg.td \
$(SourceDir)/PowerPCRegisterInfo.td \
$(SourceDir)/../Target.td $(TBLGEN)
@echo "Building PowerPC.td register information implementation with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc -o $@
PowerPCGenInstrNames.inc:: $(SourceDir)/PowerPC.td \
$(SourceDir)/PowerPCInstrs.td \
$(SourceDir)/PowerPCInstrInfo.td \
$(SourceDir)/../Target.td $(TBLGEN)
@echo "Building PowerPC.td instruction names with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-enums -o $@
PowerPCGenInstrInfo.inc:: $(SourceDir)/PowerPC.td \
$(SourceDir)/PowerPCInstrs.td \
$(SourceDir)/PowerPCInstrInfo.td \
$(SourceDir)/../Target.td $(TBLGEN)
@echo "Building PowerPC.td instruction information with tblgen"
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-desc -o $@

2
lib/Target/PowerPC/PPCInstrInfo.td
View File

@ -1,4 +1,4 @@
//===- PowerPCInstrInfo.td - Describe the PowerPC Instruction Set -*- C++ -*-=//
//===- PowerPCInstrInfo.td - The PowerPC Instruction Set -----*- tablegen -*-=//
//
// The LLVM Compiler Infrastructure
//

2
lib/Target/PowerPC/PPCRegisterInfo.td
View File

@ -1,4 +1,4 @@
//===- PowerPCReg.td - Describe the PowerPC Register File -------*- C++ -*-===//
//===- PowerPCRegisterInfo.td - The PowerPC Register File --*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//

4
lib/Target/PowerPC/PowerPC.td
View File

@ -18,8 +18,8 @@ include "../Target.td"
// Register File Description
//===----------------------------------------------------------------------===//
include "PowerPCReg.td"
include "PowerPCInstrs.td"
include "PowerPCRegisterInfo.td"
include "PowerPCInstrInfo.td"
def PowerPCInstrInfo : InstrInfo {
let PHIInst = PHI;