6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-21 06:30:16 +00:00
Code Issues Projects Releases Wiki Activity

Physical registers trivially have multiple connected components all the time.

Browse Source 
Only virtuals should be requires to be connected.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117422 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2010-10-27 00:39:01 +00:00
parent f85dd04bfa
commit 8c593f9173
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/CodeGen/MachineVerifier.cpp
View File

@ -1069,11 +1069,13 @@ void MachineVerifier::verifyLiveIntervals() {
} }
// Check the LI only has one connected component. // Check the LI only has one connected component.
ConnectedVNInfoEqClasses ConEQ(*LiveInts); if (TargetRegisterInfo::isVirtualRegister(LI.reg)) {
unsigned NumComp = ConEQ.Classify(&LI); ConnectedVNInfoEqClasses ConEQ(*LiveInts);
if (NumComp > 1) { unsigned NumComp = ConEQ.Classify(&LI);
report("Multiple connected components in live interval", MF); if (NumComp > 1) {
*OS << NumComp << " components in " << LI << '\n'; report("Multiple connected components in live interval", MF);
*OS << NumComp << " components in " << LI << '\n';
}
} }
} }
} }