mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-19 03:29:22 +00:00
Start using tablegen'd instruction enum list
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7542 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
113455be9d
commit
8d44ba8c5c
@ -47,15 +47,8 @@ Pass *createEmitX86CodeToMemory();
|
|||||||
//
|
//
|
||||||
#include "X86GenRegisterNames.inc"
|
#include "X86GenRegisterNames.inc"
|
||||||
|
|
||||||
/// X86 namespace - This namespace contains all of the register and opcode enums
|
// Defines symbolic names for the X86 instructions.
|
||||||
/// used by the X86 backend.
|
//
|
||||||
///
|
#include "X86GenInstrNames.inc"
|
||||||
namespace X86 {
|
|
||||||
// This defines a large number of symbolic names for X86 instruction opcodes.
|
|
||||||
enum Opcode {
|
|
||||||
#define I(ENUM, NAME, BASEOPCODE, FLAGS, TSFLAGS, IMPDEFS, IMPUSES) ENUM,
|
|
||||||
#include "X86InstrInfo.def"
|
|
||||||
};
|
|
||||||
}
|
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
Loading…
Reference in New Issue
Block a user