mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-30 17:25:21 +00:00
LegalizeTypes support for promotion of SIGN_EXTEND_INREG.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53603 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -66,6 +66,8 @@ void DAGTypeLegalizer::PromoteIntegerResult(SDNode *N, unsigned ResNo) {
|
||||
case ISD::SELECT_CC: Result = PromoteIntRes_SELECT_CC(N); break;
|
||||
case ISD::SETCC: Result = PromoteIntRes_SETCC(N); break;
|
||||
case ISD::SHL: Result = PromoteIntRes_SHL(N); break;
|
||||
case ISD::SIGN_EXTEND_INREG:
|
||||
Result = PromoteIntRes_SIGN_EXTEND_INREG(N); break;
|
||||
case ISD::SRA: Result = PromoteIntRes_SRA(N); break;
|
||||
case ISD::SRL: Result = PromoteIntRes_SRL(N); break;
|
||||
case ISD::TRUNCATE: Result = PromoteIntRes_TRUNCATE(N); break;
|
||||
@@ -344,6 +346,12 @@ SDOperand DAGTypeLegalizer::PromoteIntRes_SHL(SDNode *N) {
|
||||
GetPromotedInteger(N->getOperand(0)), N->getOperand(1));
|
||||
}
|
||||
|
||||
SDOperand DAGTypeLegalizer::PromoteIntRes_SIGN_EXTEND_INREG(SDNode *N) {
|
||||
SDOperand Op = GetPromotedInteger(N->getOperand(0));
|
||||
return DAG.getNode(ISD::SIGN_EXTEND_INREG, Op.getValueType(), Op,
|
||||
N->getOperand(1));
|
||||
}
|
||||
|
||||
SDOperand DAGTypeLegalizer::PromoteIntRes_SimpleIntBinOp(SDNode *N) {
|
||||
// The input may have strange things in the top bits of the registers, but
|
||||
// these operations don't care. They may have weird bits going out, but
|
||||
|
@@ -228,6 +228,7 @@ private:
|
||||
SDOperand PromoteIntRes_SETCC(SDNode *N);
|
||||
SDOperand PromoteIntRes_SHL(SDNode *N);
|
||||
SDOperand PromoteIntRes_SimpleIntBinOp(SDNode *N);
|
||||
SDOperand PromoteIntRes_SIGN_EXTEND_INREG(SDNode *N);
|
||||
SDOperand PromoteIntRes_SRA(SDNode *N);
|
||||
SDOperand PromoteIntRes_SRL(SDNode *N);
|
||||
SDOperand PromoteIntRes_TRUNCATE(SDNode *N);
|
||||
|
Reference in New Issue
Block a user