6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-14 16:33:28 +00:00
Code Issues Projects Releases Wiki Activity

Fix some warnings, some of which were spurious, and some of which were real

Browse Source 
bugs.  Thanks Brian!


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11859 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-02-26 01:20:02 +00:00
parent 23e6c1ff45
commit 8dd8d261a4
2 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/X86/InstSelectSimple.cpp
View File

@ -1293,7 +1293,6 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
} }
// Turn the byte code into # iterations // Turn the byte code into # iterations
unsigned ByteReg;
unsigned CountReg; unsigned CountReg;
unsigned Opcode; unsigned Opcode;
switch (Align & 3) { switch (Align & 3) {
@ -1302,6 +1301,7 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2)); CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1);
} }
Opcode = X86::REP_MOVSW; Opcode = X86::REP_MOVSW;
@ -1311,12 +1311,12 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4)); CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2);
} }
Opcode = X86::REP_MOVSD; Opcode = X86::REP_MOVSD;
break; break;
case 1: // BYTE aligned default: // BYTE aligned
case 3: // BYTE aligned
CountReg = getReg(CI.getOperand(3)); CountReg = getReg(CI.getOperand(3));
Opcode = X86::REP_MOVSB; Opcode = X86::REP_MOVSB;
break; break;
@ -1341,7 +1341,6 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
} }
// Turn the byte code into # iterations // Turn the byte code into # iterations
unsigned ByteReg;
unsigned CountReg; unsigned CountReg;
unsigned Opcode; unsigned Opcode;
if (ConstantInt *ValC = dyn_cast<ConstantInt>(CI.getOperand(2))) { if (ConstantInt *ValC = dyn_cast<ConstantInt>(CI.getOperand(2))) {
@ -1354,6 +1353,7 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2)); CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1);
} }
BuildMI(BB, X86::MOVri16, 1, X86::AX).addZImm((Val << 8) | Val); BuildMI(BB, X86::MOVri16, 1, X86::AX).addZImm((Val << 8) | Val);
@ -1364,14 +1364,14 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4)); CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2);
} }
Val = (Val << 8) | Val; Val = (Val << 8) | Val;
BuildMI(BB, X86::MOVri32, 1, X86::EAX).addZImm((Val << 16) | Val); BuildMI(BB, X86::MOVri32, 1, X86::EAX).addZImm((Val << 16) | Val);
Opcode = X86::REP_STOSD; Opcode = X86::REP_STOSD;
break; break;
case 1: // BYTE aligned default: // BYTE aligned
case 3: // BYTE aligned
CountReg = getReg(CI.getOperand(3)); CountReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::MOVri8, 1, X86::AL).addZImm(Val); BuildMI(BB, X86::MOVri8, 1, X86::AL).addZImm(Val);
Opcode = X86::REP_STOSB; Opcode = X86::REP_STOSB;

12
lib/Target/X86/X86ISelSimple.cpp
View File

@ -1293,7 +1293,6 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
} }
// Turn the byte code into # iterations // Turn the byte code into # iterations
unsigned ByteReg;
unsigned CountReg; unsigned CountReg;
unsigned Opcode; unsigned Opcode;
switch (Align & 3) { switch (Align & 3) {
@ -1302,6 +1301,7 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2)); CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1);
} }
Opcode = X86::REP_MOVSW; Opcode = X86::REP_MOVSW;
@ -1311,12 +1311,12 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4)); CountReg = getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2);
} }
Opcode = X86::REP_MOVSD; Opcode = X86::REP_MOVSD;
break; break;
case 1: // BYTE aligned default: // BYTE aligned
case 3: // BYTE aligned
CountReg = getReg(CI.getOperand(3)); CountReg = getReg(CI.getOperand(3));
Opcode = X86::REP_MOVSB; Opcode = X86::REP_MOVSB;
break; break;
@ -1341,7 +1341,6 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
} }
// Turn the byte code into # iterations // Turn the byte code into # iterations
unsigned ByteReg;
unsigned CountReg; unsigned CountReg;
unsigned Opcode; unsigned Opcode;
if (ConstantInt *ValC = dyn_cast<ConstantInt>(CI.getOperand(2))) { if (ConstantInt *ValC = dyn_cast<ConstantInt>(CI.getOperand(2))) {
@ -1354,6 +1353,7 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2)); CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/2));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(1);
} }
BuildMI(BB, X86::MOVri16, 1, X86::AX).addZImm((Val << 8) | Val); BuildMI(BB, X86::MOVri16, 1, X86::AX).addZImm((Val << 8) | Val);
@ -1364,14 +1364,14 @@ void ISel::visitIntrinsicCall(Intrinsic::ID ID, CallInst &CI) {
CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4)); CountReg =getReg(ConstantUInt::get(Type::UIntTy, I->getRawValue()/4));
} else { } else {
CountReg = makeAnotherReg(Type::IntTy); CountReg = makeAnotherReg(Type::IntTy);
unsigned ByteReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2); BuildMI(BB, X86::SHRri32, 2, CountReg).addReg(ByteReg).addZImm(2);
} }
Val = (Val << 8) | Val; Val = (Val << 8) | Val;
BuildMI(BB, X86::MOVri32, 1, X86::EAX).addZImm((Val << 16) | Val); BuildMI(BB, X86::MOVri32, 1, X86::EAX).addZImm((Val << 16) | Val);
Opcode = X86::REP_STOSD; Opcode = X86::REP_STOSD;
break; break;
case 1: // BYTE aligned default: // BYTE aligned
case 3: // BYTE aligned
CountReg = getReg(CI.getOperand(3)); CountReg = getReg(CI.getOperand(3));
BuildMI(BB, X86::MOVri8, 1, X86::AL).addZImm(Val); BuildMI(BB, X86::MOVri8, 1, X86::AL).addZImm(Val);
Opcode = X86::REP_STOSB; Opcode = X86::REP_STOSB;