6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-15 22:28:18 +00:00
Code Issues Projects Releases Wiki Activity

Killing warnings

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1175 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2001-11-07 14:01:59 +00:00
parent 161aa5ad93
commit 8e5c0b473a
3 changed files with 10 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/SparcV9/SparcV9InstrSelection.cpp
View File

@@ -825,7 +825,7 @@ SetMemOperands_Internal(MachineInstr* minstr,
MemAccessInst* memInst = (MemAccessInst*) vmInstrNode->getInstruction(); MemAccessInst* memInst = (MemAccessInst*) vmInstrNode->getInstruction();
// Initialize so we default to storing the offset in a register. // Initialize so we default to storing the offset in a register.
int64_t smallConstOffset; int64_t smallConstOffset = 0;
Value* valueForRegOffset = NULL; Value* valueForRegOffset = NULL;
MachineOperand::MachineOperandType offsetOpType =MachineOperand::MO_VirtualRegister; MachineOperand::MachineOperandType offsetOpType =MachineOperand::MO_VirtualRegister;
@@ -835,7 +835,7 @@ SetMemOperands_Internal(MachineInstr* minstr,
if (idxVec.size() > 0) if (idxVec.size() > 0)
{ {
bool isConstantOffset = false; bool isConstantOffset = false;
unsigned offset; unsigned offset = 0;
const PointerType* ptrType = (PointerType*) ptrVal->getType(); const PointerType* ptrType = (PointerType*) ptrVal->getType();
@@ -1616,7 +1616,7 @@ GetInstructionsByRule(InstructionNode* subtreeRoot,
bool mustClearReg; bool mustClearReg;
int valueToMove; int valueToMove;
MachineOpCode movOpCode; MachineOpCode movOpCode = 0;
Value* ccValue = NULL; Value* ccValue = NULL;
if (subtreeRoot->leftChild()->getValue()->getType()->isIntegral() || if (subtreeRoot->leftChild()->getValue()->getType()->isIntegral() ||

1
lib/Target/SparcV9/SparcV9Internals.h
View File

@@ -301,6 +301,7 @@ class UltraSparcRegInfo : public MachineRegInfo
else { else {
cerr << "TypeID: " << ty << endl; cerr << "TypeID: " << ty << endl;
assert(0 && "Cannot resolve register class for type"); assert(0 && "Cannot resolve register class for type");
return 0;
} }
if(isCCReg) if(isCCReg)

11
lib/Target/SparcV9/SparcV9RegInfo.cpp
View File

@@ -523,9 +523,10 @@ void UltraSparcRegInfo::colorCallArgs(const MachineInstr *const CallMI,
CorrectCol = SparcIntRegOrder::o0; CorrectCol = SparcIntRegOrder::o0;
else if(RegClassID == FloatRegClassID) else if(RegClassID == FloatRegClassID)
CorrectCol = SparcFloatRegOrder::f0; CorrectCol = SparcFloatRegOrder::f0;
else else {
assert( 0 && "Unknown RegClass"); assert( 0 && "Unknown RegClass");
return;
}
// if the LR received the correct color, NOTHING to do // if the LR received the correct color, NOTHING to do
@@ -787,15 +788,15 @@ void UltraSparcRegInfo::colorRetValue(const MachineInstr *const RetMI,
unsigned RegClassID = getRegClassIDOfValue(RetVal); unsigned RegClassID = getRegClassIDOfValue(RetVal);
unsigned RegType = getRegType( RetVal ); unsigned RegType = getRegType( RetVal );
unsigned CorrectCol; unsigned CorrectCol;
if(RegClassID == IntRegClassID) if(RegClassID == IntRegClassID)
CorrectCol = SparcIntRegOrder::i0; CorrectCol = SparcIntRegOrder::i0;
else if(RegClassID == FloatRegClassID) else if(RegClassID == FloatRegClassID)
CorrectCol = SparcFloatRegOrder::f0; CorrectCol = SparcFloatRegOrder::f0;
else else {
assert( 0 && "Unknown RegClass"); assert( 0 && "Unknown RegClass");
return;
}
// if the LR received the correct color, NOTHING to do // if the LR received the correct color, NOTHING to do