6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

Fix some incorrectly named u10 / lu10 instructions.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@173090 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Richard Osborne 2013-01-21 21:12:30 +00:00
parent 3c8da314f1
commit 923cc3ebb0
1 changed files with 11 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

35
lib/Target/XCore/XCoreInstrInfo.td
View File

@ -649,37 +649,24 @@ defm CLRSR_branch : FU6_LU6_np<0b0111101100, "clrsr">;
// TODO ldwcpl, blacp // TODO ldwcpl, blacp
let Defs = [R11], isReMaterializable = 1, neverHasSideEffects = 1 in let Defs = [R11], isReMaterializable = 1, neverHasSideEffects = 1 in
def LDAP_u10 : _FU10< def LDAPF_u10 : _FU10<(outs), (ins i32imm:$addr), "ldap r11, $addr", []>;
(outs),
(ins i32imm:$addr),
"ldap r11, $addr",
[]>;
let Defs = [R11], isReMaterializable = 1 in let Defs = [R11], isReMaterializable = 1 in
def LDAP_lu10 : _FLU10< def LDAPF_lu10 : _FLU10<(outs), (ins i32imm:$addr), "ldap r11, $addr",
(outs), [(set R11, (pcrelwrapper tglobaladdr:$addr))]>;
(ins i32imm:$addr),
"ldap r11, $addr",
[(set R11, (pcrelwrapper tglobaladdr:$addr))]>;
let Defs = [R11], isReMaterializable = 1 in let Defs = [R11], isReMaterializable = 1 in
def LDAP_lu10_ba : _FLU10<(outs), def LDAPF_lu10_ba : _FLU10<(outs), (ins i32imm:$addr), "ldap r11, $addr",
(ins i32imm:$addr), [(set R11, (pcrelwrapper tblockaddress:$addr))]>;
"ldap r11, $addr",
[(set R11, (pcrelwrapper tblockaddress:$addr))]>;
let isCall=1, let isCall=1,
// All calls clobber the link register and the non-callee-saved registers: // All calls clobber the link register and the non-callee-saved registers:
Defs = [R0, R1, R2, R3, R11, LR], Uses = [SP] in { Defs = [R0, R1, R2, R3, R11, LR], Uses = [SP] in {
def BL_u10 : _FU10< def BLRF_u10 : _FU10<(outs), (ins calltarget:$target), "bl $target",
(outs), (ins calltarget:$target), [(XCoreBranchLink immU10:$target)]>;
"bl $target",
[(XCoreBranchLink immU10:$target)]>;
def BL_lu10 : _FLU10< def BLRF_lu10 : _FLU10<(outs), (ins calltarget:$target), "bl $target",
(outs), (ins calltarget:$target), [(XCoreBranchLink immU20:$target)]>;
"bl $target",
[(XCoreBranchLink immU20:$target)]>;
} }
// Two operand short // Two operand short
@ -979,8 +966,8 @@ def WAITEU_0R : _F0R<0b0000001100, (outs), (ins),
// Non-Instruction Patterns // Non-Instruction Patterns
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
def : Pat<(XCoreBranchLink tglobaladdr:$addr), (BL_lu10 tglobaladdr:$addr)>; def : Pat<(XCoreBranchLink tglobaladdr:$addr), (BLRF_lu10 tglobaladdr:$addr)>;
def : Pat<(XCoreBranchLink texternalsym:$addr), (BL_lu10 texternalsym:$addr)>; def : Pat<(XCoreBranchLink texternalsym:$addr), (BLRF_lu10 texternalsym:$addr)>;
/// sext_inreg /// sext_inreg
def : Pat<(sext_inreg GRRegs:$b, i1), (SEXT_rus GRRegs:$b, 1)>; def : Pat<(sext_inreg GRRegs:$b, i1), (SEXT_rus GRRegs:$b, 1)>;