6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-30 19:55:11 +00:00
Code Issues Projects Releases Wiki Activity

CellSPU: Update the README

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@61785 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Scott Michel 2009-01-06 03:51:14 +00:00
parent dd950096b9
commit 939e3a7f64
1 changed files with 19 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
lib/Target/CellSPU/README.txt
View File

@ -34,16 +34,27 @@ to add 'spu' to configure's --enable-targets option, e.g.:
---------------------------------------------------------------------------
The unofficially official status page (because it's not easy to get an
officially blessed external web page from either IBM Austin or Aerospace):
http://sites.google.com/site/llvmcellspu/
TODO:
* Finish branch instructions, branch prediction
* Create a machine pass for performing dual-pipeline scheduling specifically
for CellSPU, handle inserting branch prediction instructions.
These instructions were started, but only insofar as to get llvm-gcc-4.2's
crtbegin.ll working (which doesn't.)
* i32 instructions:
* i32 division (work-in-progress)
* i64 support (see i64operations.c test harness):
* shifts and comparison operators: done
* sign and zero extension: done
* addition: done
* subtraction: needed
* multiplication: work-in-progress
* i128 support:
* zero extension: done
* sign extension: needed
* arithmetic operators (add, sub, mul, div): needed
* Double floating point support