mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-21 21:29:41 +00:00
Fix a bug in MipsTargetLowering::LowerLOAD. A shift-right-logical node is
inserted after the shift-left-logical node. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@157937 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
fd42ed676e
commit
94ccee2222
@ -2144,7 +2144,8 @@ SDValue MipsTargetLowering::LowerLOAD(SDValue Op, SelectionDAG &DAG) const {
|
||||
DebugLoc DL = LD->getDebugLoc();
|
||||
SDValue Const32 = DAG.getConstant(32, MVT::i32);
|
||||
SDValue SLL = DAG.getNode(ISD::SHL, DL, MVT::i64, LWR, Const32);
|
||||
SDValue Ops[] = { SLL, LWR.getValue(1) };
|
||||
SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32);
|
||||
SDValue Ops[] = { SRL, LWR.getValue(1) };
|
||||
return DAG.getMergeValues(Ops, 2, DL);
|
||||
}
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user