6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-13 08:26:02 +00:00
Code Issues Projects Releases Wiki Activity

Switch TargetRegisterInfo::getSubReg() to use a lookup table.

Browse Source 
Instead of nested switch statements, use a lookup table. On ARM, this replaces
a 23k (x86_64 release build) function with a 16k table. Its not unlikely to
be faster, as well.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@151751 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach
2012-02-29 20:31:17 +00:00
parent acbceeae4d
commit 95b38aea95
1 changed files with 34 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

52
utils/TableGen/RegisterInfoEmitter.cpp
View File

@@ -735,28 +735,44 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
std::string ClassName = Target.getName() + "GenRegisterInfo"; std::string ClassName = Target.getName() + "GenRegisterInfo";
// Emit the data table for getSubReg().
if (SubRegIndices.size()) {
OS << "static const unsigned short " << TargetName << "SubRegTable[]["
<< SubRegIndices.size() << "] = {\n";
for (unsigned i = 0, e = Regs.size(); i != e; ++i) {
const CodeGenRegister::SubRegMap &SRM = Regs[i]->getSubRegs();
OS << " /* " << Regs[i]->TheDef->getName() << " */\n";
if (SRM.empty()) {
OS << " {0},\n";
continue;
}
OS << " {";
for (unsigned j = 0, je = SubRegIndices.size(); j != je; ++j) {
// FIXME: We really should keep this to 80 columns...
CodeGenRegister::SubRegMap::const_iterator SubReg =
SRM.find(SubRegIndices[j]);
if (SubReg != SRM.end())
OS << getQualifiedName(SubReg->second->TheDef);
else
OS << "0";
if (j != je - 1)
OS << ", ";
}
OS << "}" << (i != e ? "," : "") << "\n";
}
OS << "};\n\n";
}
// Emit the subregister + index mapping function based on the information // Emit the subregister + index mapping function based on the information
// calculated above. // calculated above.
OS << "unsigned " << ClassName OS << "unsigned " << ClassName
<< "::getSubReg(unsigned RegNo, unsigned Index) const {\n" << "::getSubReg(unsigned RegNo, unsigned Index) const {\n"
<< " switch (RegNo) {\n" << " assert(RegNo > 0 && Index > 0 && \"invalid subreg query!\");\n";
<< " default:\n return 0;\n"; if (SubRegIndices.size())
for (unsigned i = 0, e = Regs.size(); i != e; ++i) { OS << " return " << TargetName << "SubRegTable[RegNo - 1][Index - 1];\n"
const CodeGenRegister::SubRegMap &SRM = Regs[i]->getSubRegs(); << "}\n\n";
if (SRM.empty()) else
continue; OS << " return 0;\n}\n\n";
OS << " case " << getQualifiedName(Regs[i]->TheDef) << ":\n";
OS << " switch (Index) {\n";
OS << " default: return 0;\n";
for (CodeGenRegister::SubRegMap::const_iterator ii = SRM.begin(),
ie = SRM.end(); ii != ie; ++ii)
OS << " case " << ii->first->getQualifiedName()
<< ": return " << getQualifiedName(ii->second->TheDef) << ";\n";
OS << " };\n" << " break;\n";
}
OS << " };\n";
OS << " return 0;\n";
OS << "}\n\n";
OS << "unsigned " << ClassName OS << "unsigned " << ClassName
<< "::getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const {\n" << "::getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const {\n"