6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-19 04:31:17 +00:00
Code Issues Projects Releases Wiki Activity

[x86] Fix JCXZ,JECXZ_32 for 16-bit mode

Browse Source 
JCXZ should have the 0x67 prefix only if we're in 32-bit mode, so make that
appropriately conditional. And JECXZ needs the prefix instead.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@198757 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
David Woodhouse 2014-01-08 12:58:12 +00:00
parent d7ae82f8f5
commit 975fe2cfc3
2 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp
View File

@ -1161,7 +1161,11 @@ void X86MCCodeEmitter::EmitOpcodePrefix(uint64_t TSFlags, unsigned &CurByte,
// Emit the address size opcode prefix as needed.
bool need_address_override;
if (TSFlags & X86II::AdSize) {
// The AdSize prefix is only for 32-bit and 64-bit modes; in 16-bit mode we
// need the address override only for JECXZ instead. Since it's only one
// instruction, we special-case it rather than introducing an AdSize16 bit.
if ((!is16BitMode() && TSFlags & X86II::AdSize) ||
(is16BitMode() && MI.getOpcode() == X86::JECXZ_32)) {
need_address_override = true;
} else if (MemOperand == -1) {
need_address_override = false;

8
test/MC/X86/x86-16.s
View File

@ -356,6 +356,14 @@ cmovnae %bx,%bx
lcalll $0x2, $0x1234
L1:
jcxz L1
// CHECK: jcxz L1
// CHECK: encoding: [0xe3,A]
jecxz L1
// CHECK: jecxz L1
// CHECK: encoding: [0x67,0xe3,A]
iret
// CHECK: iretw
// CHECK: encoding: [0xcf]