6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-29 10:25:12 +00:00
Code Issues Projects Releases Wiki Activity

removed some debug messages

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@910 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Ruchira Sasanka
2001-10-18 22:36:26 +00:00
parent f8f2afb8cc
commit 97b8b4410a
2 changed files with 34 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
lib/CodeGen/RegAlloc/PhyRegAlloc.cpp
View File

@@ -350,8 +350,12 @@ void PhyRegAlloc::insertCallerSavingCode(const MachineInstr *MInst,
PushedRegSet.insert( Reg );
StackOff -= 8; // ****TODO: Correct ??????
cerr << "\n $$$ Inserted caller saving instr";
if(DEBUG_RA) {
cout << "For callee save call inst:" << *MInst << endl;
cerr << "\n -inserted caller saving instrs:\n\t ";
cerr << *AdIBef << "\n\t" << *AdIAft ;
}
} // if not already pushed
} // if LR has a volatile color
@@ -405,9 +409,8 @@ void PhyRegAlloc::updateMachineCode()
for( AdIt = IBef.begin(); AdIt != IBef.end() ; ++AdIt ) {
cerr << " *$* PREPENDed instr opcode: ";
cerr << TargetInstrDescriptors[(*AdIt)->getOpCode()].opCodeString;
cerr << endl;
if( DEBUG_RA)
cerr << " *$* PREPENDed instr " << *AdIt << endl;
MInstIterator = MIVec.insert( MInstIterator, *AdIt );
++MInstIterator;
@@ -513,9 +516,8 @@ void PhyRegAlloc::updateMachineCode()
for( AdIt = IAft.begin(); AdIt != IAft.end() ; ++AdIt ) {
cerr << " *#* APPENDed instr opcode: ";
cerr << TargetInstrDescriptors[(*AdIt)->getOpCode()].opCodeString;
cerr << endl;
if(DEBUG_RA)
cerr << " *#* APPENDed instr opcode: " << *AdIt << endl;
MInstIterator = MIVec.insert( MInstIterator, *AdIt );
++MInstIterator;
@@ -574,8 +576,8 @@ void PhyRegAlloc::printMachineCode()
MachineOperand& Op = MInst->getOperand(OpNum);
if( Op.getOperandType() == MachineOperand::MO_VirtualRegister ||
Op.getOperandType() == MachineOperand::MO_CCRegister ||
Op.getOperandType() == MachineOperand::MO_PCRelativeDisp ) {
Op.getOperandType() == MachineOperand::MO_CCRegister /*||
Op.getOperandType() == MachineOperand::MO_PCRelativeDisp*/ ) {
const Value *const Val = Op.getVRegValue () ;
// ****this code is temporary till NULL Values are fixed

20
lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
View File

@@ -350,8 +350,12 @@ void PhyRegAlloc::insertCallerSavingCode(const MachineInstr *MInst,
PushedRegSet.insert( Reg );
StackOff -= 8; // ****TODO: Correct ??????
cerr << "\n $$$ Inserted caller saving instr";
if(DEBUG_RA) {
cout << "For callee save call inst:" << *MInst << endl;
cerr << "\n -inserted caller saving instrs:\n\t ";
cerr << *AdIBef << "\n\t" << *AdIAft ;
}
} // if not already pushed
} // if LR has a volatile color
@@ -405,9 +409,8 @@ void PhyRegAlloc::updateMachineCode()
for( AdIt = IBef.begin(); AdIt != IBef.end() ; ++AdIt ) {
cerr << " *$* PREPENDed instr opcode: ";
cerr << TargetInstrDescriptors[(*AdIt)->getOpCode()].opCodeString;
cerr << endl;
if( DEBUG_RA)
cerr << " *$* PREPENDed instr " << *AdIt << endl;
MInstIterator = MIVec.insert( MInstIterator, *AdIt );
++MInstIterator;
@@ -513,9 +516,8 @@ void PhyRegAlloc::updateMachineCode()
for( AdIt = IAft.begin(); AdIt != IAft.end() ; ++AdIt ) {
cerr << " *#* APPENDed instr opcode: ";
cerr << TargetInstrDescriptors[(*AdIt)->getOpCode()].opCodeString;
cerr << endl;
if(DEBUG_RA)
cerr << " *#* APPENDed instr opcode: " << *AdIt << endl;
MInstIterator = MIVec.insert( MInstIterator, *AdIt );
++MInstIterator;
@@ -574,8 +576,8 @@ void PhyRegAlloc::printMachineCode()
MachineOperand& Op = MInst->getOperand(OpNum);
if( Op.getOperandType() == MachineOperand::MO_VirtualRegister ||
Op.getOperandType() == MachineOperand::MO_CCRegister ||
Op.getOperandType() == MachineOperand::MO_PCRelativeDisp ) {
Op.getOperandType() == MachineOperand::MO_CCRegister /*||
Op.getOperandType() == MachineOperand::MO_PCRelativeDisp*/ ) {
const Value *const Val = Op.getVRegValue () ;
// ****this code is temporary till NULL Values are fixed