mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-25 13:24:46 +00:00
ARM parsing aliases for VLD1 single register all lanes.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@145464 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -576,6 +576,7 @@ static int ARMFlagFromOpName(LiteralConstantEmitter *type,
|
||||
REG("VecListThreeD");
|
||||
REG("VecListFourD");
|
||||
REG("VecListTwoQ");
|
||||
REG("VecListOneDAllLanes");
|
||||
|
||||
IMM("i32imm");
|
||||
IMM("i32imm_hilo16");
|
||||
|
Reference in New Issue
Block a user