mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-28 06:58:19 +00:00
remove debugging code
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23663 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
c4ced268d8
commit
9a9719eea1
@ -1581,12 +1581,8 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
|
|||||||
// udiv instead. Handles (X&15) /s 4 -> X&15 >> 2
|
// udiv instead. Handles (X&15) /s 4 -> X&15 >> 2
|
||||||
uint64_t SignBit = 1ULL << (MVT::getSizeInBits(VT)-1);
|
uint64_t SignBit = 1ULL << (MVT::getSizeInBits(VT)-1);
|
||||||
if (MaskedValueIsZero(N2, SignBit, TLI) &&
|
if (MaskedValueIsZero(N2, SignBit, TLI) &&
|
||||||
MaskedValueIsZero(N1, SignBit, TLI)) {
|
MaskedValueIsZero(N1, SignBit, TLI))
|
||||||
std::cerr << "SDIV [[";
|
|
||||||
N1.Val->dump(); std::cerr << "]] [[";
|
|
||||||
N2.Val->dump(); std::cerr << "]] -> udiv\n";
|
|
||||||
return getNode(ISD::UDIV, VT, N1, N2);
|
return getNode(ISD::UDIV, VT, N1, N2);
|
||||||
}
|
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user