6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-15 06:29:05 +00:00
Code Issues Projects Releases Wiki Activity

Disable all x87 usage, including f32 and f64 when the subtarget

Browse Source 
doesn't have SSE(2), with X86FastISel.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@56823 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman
2008-09-30 00:48:39 +00:00
parent 71d1bf55a2
commit 9b66d73bb1
1 changed files with 17 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

23
lib/Target/X86/X86FastISel.cpp
View File

@@ -123,10 +123,12 @@ private:
(VT == MVT::f32 && X86ScalarSSEf32); // f32 is when SSE1 (VT == MVT::f32 && X86ScalarSSEf32); // f32 is when SSE1
} }
bool isTypeLegal(const Type *Ty, const TargetLowering &TLI, MVT &VT,
bool AllowI1 = false);
}; };
static bool isTypeLegal(const Type *Ty, const TargetLowering &TLI, MVT &VT, bool X86FastISel::isTypeLegal(const Type *Ty, const TargetLowering &TLI,
bool AllowI1 = false) { MVT &VT, bool AllowI1) {
VT = MVT::getMVT(Ty, /*HandleUnknown=*/true); VT = MVT::getMVT(Ty, /*HandleUnknown=*/true);
if (VT == MVT::Other || !VT.isSimple()) if (VT == MVT::Other || !VT.isSimple())
// Unhandled type. Halt "fast" selection and bail. // Unhandled type. Halt "fast" selection and bail.
@@ -134,6 +136,15 @@ static bool isTypeLegal(const Type *Ty, const TargetLowering &TLI, MVT &VT,
if (VT == MVT::iPTR) if (VT == MVT::iPTR)
// Use pointer type. // Use pointer type.
VT = TLI.getPointerTy(); VT = TLI.getPointerTy();
// For now, require SSE/SSE2 for performing floating-point operations,
// since x87 requires additional work.
if (VT == MVT::f64 && !X86ScalarSSEf64)
return false;
if (VT == MVT::f32 && !X86ScalarSSEf32)
return false;
// Similarly, no f80 support yet.
if (VT == MVT::f80)
return false;
// We only handle legal types. For example, on x86-32 the instruction // We only handle legal types. For example, on x86-32 the instruction
// selector contains all of the 64-bit instructions from x86-64, // selector contains all of the 64-bit instructions from x86-64,
// under the assumption that i64 won't be used if the target doesn't // under the assumption that i64 won't be used if the target doesn't
@@ -516,8 +527,8 @@ bool X86FastISel::X86SelectLoad(Instruction *I) {
bool X86FastISel::X86SelectCmp(Instruction *I) { bool X86FastISel::X86SelectCmp(Instruction *I) {
CmpInst *CI = cast<CmpInst>(I); CmpInst *CI = cast<CmpInst>(I);
MVT VT = TLI.getValueType(I->getOperand(0)->getType()); MVT VT;
if (!TLI.isTypeLegal(VT)) if (!isTypeLegal(I->getOperand(0)->getType(), TLI, VT))
return false; return false;
unsigned Op0Reg = getRegForValue(CI->getOperand(0)); unsigned Op0Reg = getRegForValue(CI->getOperand(0));
@@ -728,7 +739,7 @@ bool X86FastISel::X86SelectShift(Instruction *I) {
} }
MVT VT = MVT::getMVT(I->getType(), /*HandleUnknown=*/true); MVT VT = MVT::getMVT(I->getType(), /*HandleUnknown=*/true);
if (VT == MVT::Other || !TLI.isTypeLegal(VT)) if (VT == MVT::Other || !isTypeLegal(I->getType(), TLI, VT))
return false; return false;
unsigned Op0Reg = getRegForValue(I->getOperand(0)); unsigned Op0Reg = getRegForValue(I->getOperand(0));
@@ -773,7 +784,7 @@ bool X86FastISel::X86SelectSelect(Instruction *I) {
} }
MVT VT = MVT::getMVT(Ty, /*HandleUnknown=*/true); MVT VT = MVT::getMVT(Ty, /*HandleUnknown=*/true);
if (VT == MVT::Other || !TLI.isTypeLegal(VT)) if (VT == MVT::Other || !isTypeLegal(Ty, TLI, VT))
return false; return false;
unsigned Op0Reg = getRegForValue(I->getOperand(0)); unsigned Op0Reg = getRegForValue(I->getOperand(0));