mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2026-04-20 00:20:11 +00:00
Implement register class inflation.
When splitting a live range, the new registers have fewer uses and the permissible register class may be less constrained. Recompute the register class constraint from the uses of new registers created for a split. This may let them be allocated from a larger set, possibly avoiding a spill. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@110703 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -152,6 +152,12 @@ public:
|
||||
return -1;
|
||||
}
|
||||
|
||||
/// getRegClass - Returns the register class constraint for OpNum, or NULL.
|
||||
const TargetRegisterClass *getRegClass(unsigned OpNum,
|
||||
const TargetRegisterInfo *TRI) const {
|
||||
return OpNum < NumOperands ? OpInfo[OpNum].getRegClass(TRI) : 0;
|
||||
}
|
||||
|
||||
/// getOpcode - Return the opcode number for this descriptor.
|
||||
unsigned getOpcode() const {
|
||||
return Opcode;
|
||||
|
||||
Reference in New Issue
Block a user