6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-07 12:28:24 +00:00
Code Issues Projects Releases Wiki Activity

fix PR4837, some bugs folding vector compares. These

Browse Source 
return a vector of i1, not i1 itself.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@80761 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2009-09-02 05:12:37 +00:00
parent d3bd0821b0
commit 9e17b632ec
2 changed files with 13 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
lib/Transforms/Scalar/InstructionCombining.cpp
View File

@@ -5779,9 +5779,9 @@ Instruction *InstCombiner::visitFCmpInst(FCmpInst &I) {
// Fold trivial predicates. // Fold trivial predicates.
if (I.getPredicate() == FCmpInst::FCMP_FALSE) if (I.getPredicate() == FCmpInst::FCMP_FALSE)
return ReplaceInstUsesWith(I, ConstantInt::getFalse(*Context)); return ReplaceInstUsesWith(I, ConstantInt::get(I.getType(), 0));
if (I.getPredicate() == FCmpInst::FCMP_TRUE) if (I.getPredicate() == FCmpInst::FCMP_TRUE)
return ReplaceInstUsesWith(I, ConstantInt::getTrue(*Context)); return ReplaceInstUsesWith(I, ConstantInt::get(I.getType(), 1));
// Simplify 'fcmp pred X, X' // Simplify 'fcmp pred X, X'
if (Op0 == Op1) { if (Op0 == Op1) {
@@ -5790,11 +5790,11 @@ Instruction *InstCombiner::visitFCmpInst(FCmpInst &I) {
case FCmpInst::FCMP_UEQ: // True if unordered or equal case FCmpInst::FCMP_UEQ: // True if unordered or equal
case FCmpInst::FCMP_UGE: // True if unordered, greater than, or equal case FCmpInst::FCMP_UGE: // True if unordered, greater than, or equal
case FCmpInst::FCMP_ULE: // True if unordered, less than, or equal case FCmpInst::FCMP_ULE: // True if unordered, less than, or equal
return ReplaceInstUsesWith(I, ConstantInt::getTrue(*Context)); return ReplaceInstUsesWith(I, ConstantInt::get(I.getType(), 1));
case FCmpInst::FCMP_OGT: // True if ordered and greater than case FCmpInst::FCMP_OGT: // True if ordered and greater than
case FCmpInst::FCMP_OLT: // True if ordered and less than case FCmpInst::FCMP_OLT: // True if ordered and less than
case FCmpInst::FCMP_ONE: // True if ordered and operands are unequal case FCmpInst::FCMP_ONE: // True if ordered and operands are unequal
return ReplaceInstUsesWith(I, ConstantInt::getFalse(*Context)); return ReplaceInstUsesWith(I, ConstantInt::get(I.getType(), 0));
case FCmpInst::FCMP_UNO: // True if unordered: isnan(X) | isnan(Y) case FCmpInst::FCMP_UNO: // True if unordered: isnan(X) | isnan(Y)
case FCmpInst::FCMP_ULT: // True if unordered or less than case FCmpInst::FCMP_ULT: // True if unordered or less than
@@ -5817,7 +5817,7 @@ Instruction *InstCombiner::visitFCmpInst(FCmpInst &I) {
} }
if (isa<UndefValue>(Op1)) // fcmp pred X, undef -> undef if (isa<UndefValue>(Op1)) // fcmp pred X, undef -> undef
return ReplaceInstUsesWith(I, UndefValue::get(Type::getInt1Ty(*Context))); return ReplaceInstUsesWith(I, UndefValue::get(I.getType()));
// Handle fcmp with constant RHS // Handle fcmp with constant RHS
if (Constant *RHSC = dyn_cast<Constant>(Op1)) { if (Constant *RHSC = dyn_cast<Constant>(Op1)) {
@@ -5885,11 +5885,11 @@ Instruction *InstCombiner::visitICmpInst(ICmpInst &I) {
// icmp X, X // icmp X, X
if (Op0 == Op1) if (Op0 == Op1)
return ReplaceInstUsesWith(I, ConstantInt::get(Type::getInt1Ty(*Context), return ReplaceInstUsesWith(I, ConstantInt::get(I.getType(),
I.isTrueWhenEqual())); I.isTrueWhenEqual()));
if (isa<UndefValue>(Op1)) // X icmp undef -> undef if (isa<UndefValue>(Op1)) // X icmp undef -> undef
return ReplaceInstUsesWith(I, UndefValue::get(Type::getInt1Ty(*Context))); return ReplaceInstUsesWith(I, UndefValue::get(I.getType()));
// icmp <global/alloca*/null>, <global/alloca*/null> - Global/Stack value // icmp <global/alloca*/null>, <global/alloca*/null> - Global/Stack value
// addresses never equal each other! We already know that Op0 != Op1. // addresses never equal each other! We already know that Op0 != Op1.

6
test/Transforms/InstCombine/icmp.ll
View File

@@ -28,3 +28,9 @@ entry:
ret i32 %1 ret i32 %1
} }
; PR4837
define <2 x i1> @test5(<2 x i64> %x) {
entry:
%V = icmp eq <2 x i64> %x, undef
ret <2 x i1> %V
}