6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-12 13:24:29 +00:00
Code Issues Projects Releases Wiki Activity

one more hunk that got dropped

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22596 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2005-08-02 19:35:29 +00:00
parent c0d590b6f2
commit 9e17df80ca
1 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Alpha/AlphaISelPattern.cpp
View File

@ -1833,9 +1833,8 @@ unsigned AlphaISel::SelectExpr(SDOperand N) {
//check if we can convert into a shift! //check if we can convert into a shift!
if ((CSD = dyn_cast<ConstantSDNode>(N.getOperand(1).Val)) && if ((CSD = dyn_cast<ConstantSDNode>(N.getOperand(1).Val)) &&
(int64_t)CSD->getSignExtended() != 0 && (int64_t)CSD->getSignExtended() != 0 &&
ExactLog2(llabs(CSD->getSignExtended())) != 0) isPowerOf2_64(llabs(CSD->getSignExtended()))) {
{ unsigned k = Log2_64(llabs(CSD->getSignExtended()));
unsigned k = ExactLog2(llabs(CSD->getSignExtended()));
Tmp1 = SelectExpr(N.getOperand(0)); Tmp1 = SelectExpr(N.getOperand(0));
if (k == 1) if (k == 1)
Tmp2 = Tmp1; Tmp2 = Tmp1;