6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-30 04:56:49 +00:00
Code Issues Projects Releases Wiki Activity

implement support for finit, PR8258

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@115156 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2010-09-30 16:42:53 +00:00
parent b5a3ec17a4
commit 9ee4aed3b6
2 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/AsmParser/X86AsmParser.cpp
View File

@ -1119,7 +1119,8 @@ MatchAndEmitInstruction(SMLoc IDLoc,
// First, handle aliases that expand to multiple instructions.
// FIXME: This should be replaced with a real .td file alias mechanism.
if (Op->getToken() == "fstsw" || Op->getToken() == "fstcw") {
if (Op->getToken() == "fstsw" || Op->getToken() == "fstcw" ||
Op->getToken() == "finit") {
MCInst Inst;
Inst.setOpcode(X86::WAIT);
Out.EmitInstruction(Inst);
@ -1129,6 +1130,7 @@ MatchAndEmitInstruction(SMLoc IDLoc,
StringSwitch<const char*>(Op->getToken())
.Case("fstsw", "fnstsw")
.Case("fstcw", "fnstcw")
.Case("finit", "fninit")
.Default(0);
assert(Repl && "Unknown wait-prefixed instruction");
Operands[0] = X86Operand::CreateToken(Repl, IDLoc);

10
test/MC/AsmParser/X86/x86_instructions.s
View File

@ -421,6 +421,16 @@ fstcw (%rsp)
// CHECK: wait
// CHECK: fnstcw (%rsp)
// PR8259
fstcw (%rsp)
// CHECK: wait
// CHECK: fnstcw (%rsp)
// PR8258
finit
// CHECK: wait
// CHECK: fninit
// rdar://8456382 - cvtsd2si support.
cvtsd2si %xmm1, %rax