6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-11 16:37:42 +00:00
Code Issues Projects Releases Wiki Activity

Fixed order of operands in comment to match code.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@147890 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Lang Hames 2012-01-10 22:53:20 +00:00
parent 216f63702f
commit 9ffaa6a8a9
1 changed files with 1 additions and 1 deletions

2
lib/Target/X86/X86ISelLowering.cpp

@ -13750,7 +13750,7 @@ static SDValue PerformOrCombine(SDNode *N, SelectionDAG &DAG,
// Canonicalize pandn to RHS
if (N0.getOpcode() == X86ISD::ANDNP)
std::swap(N0, N1);
// or (and (m, x), (pandn m, y))
// or (and (m, y), (pandn m, x))
if (N0.getOpcode() == ISD::AND && N1.getOpcode() == X86ISD::ANDNP) {
SDValue Mask = N1.getOperand(0);
SDValue X = N1.getOperand(1);