6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-12 13:30:51 +00:00
Code Issues Projects Releases Wiki Activity

Add blurb for PowerPC.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_33@183500 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2013-06-07 10:52:37 +00:00
parent 6a1cc8fbd6
commit a1e338368f
1 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
docs/ReleaseNotes.rst
View File

@ -114,6 +114,30 @@ New features and improvements:
- Delay slot filler pass can now search successor blocks for instructions to
fill delay slots (use option -disable-mips-df-succbb-search=false).
PowerPC Target
--------------
New features and improvements:
- PowerPC now supports an assembly parser.
- Support added for thread-local storage. 64-bit ELF subtarget only.
- Support added for medium and large code model (-mcmodel=medium,large).
Medium code model is now the default. 64-bit ELF subtarget only.
- Improved register allocation (fewer reserved registers).
- 64-bit atomic load and store are now supported.
- Improved code generation for unaligned memory accesses of scalar types.
- Improved performance of floating-point divide and square root
with -ffast-math.
- Support for predicated returns.
- Improved code generation for comparisons.
- Support added for inline setjmp and longjmp.
- Support added for many instructions introduced in PowerISA 2.04, 2.05,
and 2.06.
- Improved spill code for vector registers.
- Support added for -mno-altivec.
- ABI compatibility fixes for complex parameters, 128-bit integer parameters,
and varargs functions. 64-bit ELF subtarget only.
Loop Vectorizer
---------------