6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

Rename pattern for clarity.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@148422 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2012-01-18 21:54:09 +00:00
parent 2f77bbd1bf
commit a2ee0fa3ee
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/ARM/ARMInstrThumb.td
View File

@ -672,10 +672,9 @@ def tLDRpci : T1pIs<(outs tGPR:$Rt), (ins t_addrmode_pc:$addr), IIC_iLoad_i,
} }
// FIXME: Remove this entry when the above ldr.n workaround is fixed. // FIXME: Remove this entry when the above ldr.n workaround is fixed.
// For disassembly use only. // For assembly/disassembly use only.
def tLDRpciDIS : T1pIs<(outs tGPR:$Rt), (ins t_addrmode_pc:$addr), IIC_iLoad_i, def tLDRpciASM : T1pIs<(outs tGPR:$Rt), (ins t_addrmode_pc:$addr), IIC_iLoad_i,
"ldr", "\t$Rt, $addr", "ldr", "\t$Rt, $addr", []>,
[/* disassembly only */]>,
T1Encoding<{0,1,0,0,1,?}> { T1Encoding<{0,1,0,0,1,?}> {
// A6.2 & A8.6.59 // A6.2 & A8.6.59
bits<3> Rt; bits<3> Rt;