mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-14 06:37:33 +00:00
Fix build failure introduced in 179591 when assertions are disabled.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179593 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
532854d7ab
commit
a363b117f4
@ -428,7 +428,9 @@ void ARMELFStreamer::EmitSetFP(unsigned NewFPReg,
|
||||
const MCRegisterInfo &MRI = getContext().getRegisterInfo();
|
||||
|
||||
uint16_t NewFPRegEncVal = MRI.getEncodingValue(NewFPReg);
|
||||
#ifndef NDEBUG
|
||||
uint16_t NewSPRegEncVal = MRI.getEncodingValue(NewSPReg);
|
||||
#endif
|
||||
|
||||
assert((NewSPReg == ARM::SP || NewSPRegEncVal == FPReg) &&
|
||||
"the operand of .setfp directive should be either $sp or $fp");
|
||||
@ -446,7 +448,9 @@ void ARMELFStreamer::EmitRegSave(const SmallVectorImpl<unsigned> &RegList,
|
||||
bool IsVector) {
|
||||
const MCRegisterInfo &MRI = getContext().getRegisterInfo();
|
||||
|
||||
#ifndef NDEBUG
|
||||
unsigned Max = IsVector ? 32 : 16;
|
||||
#endif
|
||||
uint32_t &RegMask = IsVector ? VFPRegSave : RegSave;
|
||||
|
||||
for (size_t i = 0; i < RegList.size(); ++i) {
|
||||
|
Loading…
x
Reference in New Issue
Block a user