6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-06 06:33:24 +00:00
Code Issues Projects Releases Wiki Activity

Revert "test/CodeGen/R600: Add some basic tests v6"

Browse Source 
This reverts commit 11d3457afcda7848448dd7f11b2ede6552ffb9ea.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@160300 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tom Stellard 2012-07-16 18:19:43 +00:00
parent d72304faf4
commit a4be0720c5
27 changed files with 0 additions and 212 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
test/CodeGen/R600/fadd.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.R600.load.input(i32 1)
%r2 = fadd float %r0, %r1
call void @llvm.AMDGPU.store.output(float %r2, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)

BIN
test/CodeGen/R600/fadd.ll.check
View File

Binary file not shown.

15
test/CodeGen/R600/fmul.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.R600.load.input(i32 1)
%r2 = fmul float %r0, %r1
call void @llvm.AMDGPU.store.output(float %r2, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)

BIN
test/CodeGen/R600/fmul.ll.check
View File

Binary file not shown.

15
test/CodeGen/R600/fsub.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.R600.load.input(i32 1)
%r2 = fsub float %r0, %r1
call void @llvm.AMDGPU.store.output(float %r2, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)

BIN
test/CodeGen/R600/fsub.ll.check
View File

Binary file not shown.

13
test/CodeGen/R600/lit.local.cfg
View File

@ -1,13 +0,0 @@
config.suffixes = ['.ll', '.c', '.cpp']
def getRoot(config):
if not config.parent:
return config
return getRoot(config.parent)
root = getRoot(config)
targets = set(root.targets_to_build.split())
if not 'AMDGPU' in targets:
config.unsupported = True

15
test/CodeGen/R600/llvm.AMDGPU.cos.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.AMDGPU.cos( float %r0)
call void @llvm.AMDGPU.store.output(float %r1, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDGPU.cos(float ) readnone

BIN
test/CodeGen/R600/llvm.AMDGPU.cos.ll.check
View File

Binary file not shown.

15
test/CodeGen/R600/llvm.AMDGPU.floor.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.AMDGPU.floor( float %r0)
call void @llvm.AMDGPU.store.output(float %r1, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDGPU.floor(float ) readnone

BIN
test/CodeGen/R600/llvm.AMDGPU.floor.ll.check
View File

Binary file not shown.

16
test/CodeGen/R600/llvm.AMDGPU.mul.ll
View File

@ -1,16 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.R600.load.input(i32 1)
%r2 = call float @llvm.AMDGPU.mul( float %r0, float %r1)
call void @llvm.AMDGPU.store.output(float %r2, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDGPU.mul(float ,float ) readnone

BIN
test/CodeGen/R600/llvm.AMDGPU.mul.ll.check
View File

Binary file not shown.

16
test/CodeGen/R600/llvm.AMDGPU.pow.ll
View File

@ -1,16 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.R600.load.input(i32 1)
%r2 = call float @llvm.AMDGPU.pow( float %r0, float %r1)
call void @llvm.AMDGPU.store.output(float %r2, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDGPU.pow(float ,float ) readnone

BIN
test/CodeGen/R600/llvm.AMDGPU.pow.ll.check
View File

Binary file not shown.

15
test/CodeGen/R600/llvm.AMDGPU.rcp.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.AMDGPU.rcp( float %r0)
call void @llvm.AMDGPU.store.output(float %r1, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDGPU.rcp(float ) readnone

BIN
test/CodeGen/R600/llvm.AMDGPU.rcp.ll.check
View File

Binary file not shown.

15
test/CodeGen/R600/llvm.AMDGPU.sin.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.AMDGPU.sin( float %r0)
call void @llvm.AMDGPU.store.output(float %r1, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDGPU.sin(float ) readnone

BIN
test/CodeGen/R600/llvm.AMDGPU.sin.ll.check
View File

Binary file not shown.

15
test/CodeGen/R600/llvm.AMDGPU.trunc.ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.AMDGPU.trunc( float %r0)
call void @llvm.AMDGPU.store.output(float %r1, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDGPU.trunc(float ) readnone

BIN
test/CodeGen/R600/llvm.AMDGPU.trunc.ll.check
View File

Binary file not shown.

15
test/CodeGen/R600/llvm.AMDIL.fabs..ll
View File

@ -1,15 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.AMDIL.fabs.( float %r0)
call void @llvm.AMDGPU.store.output(float %r1, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDIL.fabs.(float ) readnone

BIN
test/CodeGen/R600/llvm.AMDIL.fabs..ll.check
View File

Binary file not shown.

16
test/CodeGen/R600/llvm.AMDIL.max..ll
View File

@ -1,16 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.R600.load.input(i32 1)
%r2 = call float @llvm.AMDIL.max.( float %r0, float %r1)
call void @llvm.AMDGPU.store.output(float %r2, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDIL.max.(float ,float ) readnone

BIN
test/CodeGen/R600/llvm.AMDIL.max..ll.check
View File

Binary file not shown.

16
test/CodeGen/R600/llvm.AMDIL.min..ll
View File

@ -1,16 +0,0 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | diff %s.check -
define void @test() {
%r0 = call float @llvm.R600.load.input(i32 0)
%r1 = call float @llvm.R600.load.input(i32 1)
%r2 = call float @llvm.AMDIL.min.( float %r0, float %r1)
call void @llvm.AMDGPU.store.output(float %r2, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare void @llvm.AMDGPU.store.output(float, i32)
declare float @llvm.AMDIL.min.(float ,float ) readnone

BIN
test/CodeGen/R600/llvm.AMDIL.min..ll.check
View File

Binary file not shown.