6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-06 14:57:41 +00:00
Code Issues Projects Releases Wiki Activity

Give up on register class recalculation when the register is used with subreg

Browse Source 
operands. We don't currently have a hook to provide "the largest super class of
A where all registers' getSubReg(subidx) is valid and in B".

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@110730 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2010-08-10 21:16:16 +00:00
parent a8c58a6f59
commit a516e94cf1
1 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/CodeGen/CalcSpillWeights.cpp
View File

@ -181,10 +181,19 @@ void VirtRegAuxInfo::CalculateRegClass(unsigned reg) {
SmallPtrSet<const TargetRegisterClass*,8> rcs;
for (MachineRegisterInfo::reg_nodbg_iterator I = mri.reg_nodbg_begin(reg),
E = mri.reg_nodbg_end(); I != E; ++I)
E = mri.reg_nodbg_end(); I != E; ++I) {
// The targets don't have accurate enough regclass descriptions that we can
// handle subregs. We need something similar to
// TRI::getMatchingSuperRegClass, but returning a super class instead of a
// sub class.
if (I.getOperand().getSubReg()) {
DEBUG(dbgs() << "Cannot handle subregs: " << I.getOperand() << '\n');
return;
}
if (const TargetRegisterClass *rc =
I->getDesc().getRegClass(I.getOperandNo(), tri))
rcs.insert(rc);
}
// If we found no regclass constraints, just leave reg as is.
// In theory, we could inflate to the largest superclass of reg's existing