mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-28 09:31:03 +00:00
-- fixed a ret val bug
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@652 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
24fad613ba
commit
a5564c61e8
@ -343,8 +343,25 @@ void UltraSparcRegInfo::colorRetArg(vector<const Instruction *> &
|
|||||||
MachineCodeForVMInstr & MInstVec = RetI->getMachineInstrVec();
|
MachineCodeForVMInstr & MInstVec = RetI->getMachineInstrVec();
|
||||||
MachineCodeForVMInstr::const_iterator MIIt = MInstVec.begin();
|
MachineCodeForVMInstr::const_iterator MIIt = MInstVec.begin();
|
||||||
|
|
||||||
|
|
||||||
|
/*
|
||||||
|
for( ; MIIt != MInstVec.end() &&
|
||||||
|
!getUltraSparcInfo().getInstrInfo().isReturn((*MIIt)->getOpCode());
|
||||||
|
++MIIt ) {
|
||||||
|
|
||||||
|
cout << "Inst = "<< TargetInstrDescriptors[(*MIIt)->getOpCode()].opCodeString << endl;
|
||||||
|
|
||||||
|
|
||||||
|
}
|
||||||
|
assert((MIIt != MInstVec.end()) &&"No return machine instruction found");
|
||||||
|
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
assert(getUltraSparcInfo().getInstrInfo().isReturn((*MIIt)->getOpCode())
|
assert(getUltraSparcInfo().getInstrInfo().isReturn((*MIIt)->getOpCode())
|
||||||
&& "First machine instruction is not a RET Machine Instr");
|
&& "First machine inst is not a RETURN Machine Instr");
|
||||||
|
|
||||||
|
|
||||||
// RET machine isntruction
|
// RET machine isntruction
|
||||||
const MachineInstr *const RetMI = *MIIt;
|
const MachineInstr *const RetMI = *MIIt;
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user