mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-02 07:11:49 +00:00
rip out even more sporadic v2f32 support.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@107610 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
39aa20a981
commit
a5b412581c
@ -513,30 +513,20 @@ def : Pat<(store (v4i16 VR64:$src), addr:$dst),
|
||||
(MMX_MOVQ64mr addr:$dst, VR64:$src)>;
|
||||
def : Pat<(store (v2i32 VR64:$src), addr:$dst),
|
||||
(MMX_MOVQ64mr addr:$dst, VR64:$src)>;
|
||||
def : Pat<(store (v2f32 VR64:$src), addr:$dst),
|
||||
(MMX_MOVQ64mr addr:$dst, VR64:$src)>;
|
||||
def : Pat<(store (v1i64 VR64:$src), addr:$dst),
|
||||
(MMX_MOVQ64mr addr:$dst, VR64:$src)>;
|
||||
|
||||
// Bit convert.
|
||||
def : Pat<(v8i8 (bitconvert (v1i64 VR64:$src))), (v8i8 VR64:$src)>;
|
||||
def : Pat<(v8i8 (bitconvert (v2i32 VR64:$src))), (v8i8 VR64:$src)>;
|
||||
def : Pat<(v8i8 (bitconvert (v2f32 VR64:$src))), (v8i8 VR64:$src)>;
|
||||
def : Pat<(v8i8 (bitconvert (v4i16 VR64:$src))), (v8i8 VR64:$src)>;
|
||||
def : Pat<(v4i16 (bitconvert (v1i64 VR64:$src))), (v4i16 VR64:$src)>;
|
||||
def : Pat<(v4i16 (bitconvert (v2i32 VR64:$src))), (v4i16 VR64:$src)>;
|
||||
def : Pat<(v4i16 (bitconvert (v2f32 VR64:$src))), (v4i16 VR64:$src)>;
|
||||
def : Pat<(v4i16 (bitconvert (v8i8 VR64:$src))), (v4i16 VR64:$src)>;
|
||||
def : Pat<(v2i32 (bitconvert (v1i64 VR64:$src))), (v2i32 VR64:$src)>;
|
||||
def : Pat<(v2i32 (bitconvert (v2f32 VR64:$src))), (v2i32 VR64:$src)>;
|
||||
def : Pat<(v2i32 (bitconvert (v4i16 VR64:$src))), (v2i32 VR64:$src)>;
|
||||
def : Pat<(v2i32 (bitconvert (v8i8 VR64:$src))), (v2i32 VR64:$src)>;
|
||||
def : Pat<(v2f32 (bitconvert (v1i64 VR64:$src))), (v2f32 VR64:$src)>;
|
||||
def : Pat<(v2f32 (bitconvert (v2i32 VR64:$src))), (v2f32 VR64:$src)>;
|
||||
def : Pat<(v2f32 (bitconvert (v4i16 VR64:$src))), (v2f32 VR64:$src)>;
|
||||
def : Pat<(v2f32 (bitconvert (v8i8 VR64:$src))), (v2f32 VR64:$src)>;
|
||||
def : Pat<(v1i64 (bitconvert (v2i32 VR64:$src))), (v1i64 VR64:$src)>;
|
||||
def : Pat<(v1i64 (bitconvert (v2f32 VR64:$src))), (v1i64 VR64:$src)>;
|
||||
def : Pat<(v1i64 (bitconvert (v4i16 VR64:$src))), (v1i64 VR64:$src)>;
|
||||
def : Pat<(v1i64 (bitconvert (v8i8 VR64:$src))), (v1i64 VR64:$src)>;
|
||||
|
||||
@ -545,8 +535,6 @@ def : Pat<(v1i64 (bitconvert (i64 GR64:$src))),
|
||||
(MMX_MOVD64to64rr GR64:$src)>;
|
||||
def : Pat<(v2i32 (bitconvert (i64 GR64:$src))),
|
||||
(MMX_MOVD64to64rr GR64:$src)>;
|
||||
def : Pat<(v2f32 (bitconvert (i64 GR64:$src))),
|
||||
(MMX_MOVD64to64rr GR64:$src)>;
|
||||
def : Pat<(v4i16 (bitconvert (i64 GR64:$src))),
|
||||
(MMX_MOVD64to64rr GR64:$src)>;
|
||||
def : Pat<(v8i8 (bitconvert (i64 GR64:$src))),
|
||||
@ -555,8 +543,6 @@ def : Pat<(i64 (bitconvert (v1i64 VR64:$src))),
|
||||
(MMX_MOVD64from64rr VR64:$src)>;
|
||||
def : Pat<(i64 (bitconvert (v2i32 VR64:$src))),
|
||||
(MMX_MOVD64from64rr VR64:$src)>;
|
||||
def : Pat<(i64 (bitconvert (v2f32 VR64:$src))),
|
||||
(MMX_MOVD64from64rr VR64:$src)>;
|
||||
def : Pat<(i64 (bitconvert (v4i16 VR64:$src))),
|
||||
(MMX_MOVD64from64rr VR64:$src)>;
|
||||
def : Pat<(i64 (bitconvert (v8i8 VR64:$src))),
|
||||
|
@ -3584,10 +3584,6 @@ def : Pat<(v2i32 (palign:$src3 VR64:$src1, VR64:$src2)),
|
||||
(PALIGNR64rr VR64:$src2, VR64:$src1,
|
||||
(SHUFFLE_get_palign_imm VR64:$src3))>,
|
||||
Requires<[HasSSSE3]>;
|
||||
def : Pat<(v2f32 (palign:$src3 VR64:$src1, VR64:$src2)),
|
||||
(PALIGNR64rr VR64:$src2, VR64:$src1,
|
||||
(SHUFFLE_get_palign_imm VR64:$src3))>,
|
||||
Requires<[HasSSSE3]>;
|
||||
def : Pat<(v4i16 (palign:$src3 VR64:$src1, VR64:$src2)),
|
||||
(PALIGNR64rr VR64:$src2, VR64:$src1,
|
||||
(SHUFFLE_get_palign_imm VR64:$src3))>,
|
||||
|
@ -780,7 +780,7 @@ def RST : RegisterClass<"X86", [f80, f64, f32], 32,
|
||||
}
|
||||
|
||||
// Generic vector registers: VR64 and VR128.
|
||||
def VR64 : RegisterClass<"X86", [v8i8, v4i16, v2i32, v1i64, v2f32], 64,
|
||||
def VR64 : RegisterClass<"X86", [v8i8, v4i16, v2i32, v1i64], 64,
|
||||
[MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7]>;
|
||||
def VR128 : RegisterClass<"X86", [v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],128,
|
||||
[XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7,
|
||||
|
Loading…
Reference in New Issue
Block a user