6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 04:29:21 +00:00
Code Issues Projects Releases Wiki Activity

add the FPBinOp class

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@30980 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Rafael Espindola 2006-10-16 18:32:36 +00:00
parent 90057aaeb7
commit a6f149d548
1 changed files with 8 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
lib/Target/ARM/ARMInstrInfo.td
View File

@ -51,6 +51,11 @@ class IntBinOp<string OpcStr, SDNode OpNode> :
!strconcat(OpcStr, " $dst, $a, $b"),
[(set IntRegs:$dst, (OpNode IntRegs:$a, IntRegs:$b))]>;
class FPBinOp<string OpcStr, SDNode OpNode> :
InstARM<(ops FPRegs:$dst, FPRegs:$a, FPRegs:$b),
!strconcat(OpcStr, " $dst, $a, $b"),
[(set FPRegs:$dst, (OpNode FPRegs:$a, FPRegs:$b))]>;
class Addr1BinOp<string OpcStr, SDNode OpNode> :
InstARM<(ops IntRegs:$dst, IntRegs:$a, op_addr_mode1:$b),
!strconcat(OpcStr, " $dst, $a, $b"),
@ -251,17 +256,13 @@ def FCVTSD : InstARM<(ops FPRegs:$dst, DFPRegs:$src),
def FMSTAT : InstARM<(ops ), "fmstat", [(armfmstat)]>;
// Floating Point Arithmetic
def FADDS : InstARM<(ops FPRegs:$dst, FPRegs:$a, FPRegs:$b),
"fadds $dst, $a, $b",
[(set FPRegs:$dst, (fadd FPRegs:$a, FPRegs:$b))]>;
def FADDS : FPBinOp<"fadds", fadd>;
def FADDD : InstARM<(ops DFPRegs:$dst, DFPRegs:$a, DFPRegs:$b),
"faddd $dst, $a, $b",
[(set DFPRegs:$dst, (fadd DFPRegs:$a, DFPRegs:$b))]>;
def FSUBS : InstARM<(ops FPRegs:$dst, FPRegs:$a, FPRegs:$b),
"fsubs $dst, $a, $b",
[(set FPRegs:$dst, (fsub FPRegs:$a, FPRegs:$b))]>;
def FSUBS : FPBinOp<"fsubs", fsub>;
def FSUBD : InstARM<(ops DFPRegs:$dst, DFPRegs:$a, DFPRegs:$b),
"fsubd $dst, $a, $b",
@ -275,9 +276,7 @@ def FNEGD : InstARM<(ops DFPRegs:$dst, DFPRegs:$src),
"fnegd $dst, $src",
[(set DFPRegs:$dst, (fneg DFPRegs:$src))]>;
def FMULS : InstARM<(ops FPRegs:$dst, FPRegs:$a, FPRegs:$b),
"fmuls $dst, $a, $b",
[(set FPRegs:$dst, (fmul FPRegs:$a, FPRegs:$b))]>;
def FMULS : FPBinOp<"fmuls", fmul>;
def FMULD : InstARM<(ops DFPRegs:$dst, DFPRegs:$a, DFPRegs:$b),
"fmuld $dst, $a, $b",