6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-23 14:25:07 +00:00
Code Issues Projects Releases Wiki Activity

There are some Mips instructions that are lowered by the

Browse Source 
assembler such as shifts greater than 32. In the case 
of direct object, the code gen needs to do this lowering 
since the assembler is not involved.

With the advent of the llvm-mc assembler, it also needs 
to do the same lowering.

This patch makes that specific lowering code accessible 
to both the direct object output and the assembler.

This patch does not affect generated output.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163287 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jack Carter
2012-09-06 02:31:34 +00:00
parent 557a20a234
commit a7570a3d86
6 changed files with 124 additions and 95 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
lib/Target/Mips/MipsAsmPrinter.cpp
View File

@@ -15,6 +15,7 @@
#define DEBUG_TYPE "mips-asm-printer"
#include "Mips.h"
#include "MipsAsmPrinter.h"
#include "MipsDirectObjLower.h"
#include "MipsInstrInfo.h"
#include "MipsMCInstLower.h"
#include "InstPrinter/MipsInstPrinter.h"
@@ -63,42 +64,25 @@ void MipsAsmPrinter::EmitInstruction(const MachineInstr *MI) {
do {
MCInst TmpInst0;
MCInstLowering.Lower(I++, TmpInst0);
// Direct object specific instruction lowering
if (!OutStreamer.hasRawTextSupport())
switch (I->getOpcode()) {
if (!OutStreamer.hasRawTextSupport()){
switch (TmpInst0.getOpcode()) {
// If shift amount is >= 32 it the inst needs to be lowered further
case Mips::DSLL:
case Mips::DSRL:
case Mips::DSRA:
{
assert(I->getNumOperands() == 3 &&
"Invalid no. of machine operands for shift!");
assert(I->getOperand(2).isImm());
int64_t Shift = I->getOperand(2).getImm();
if (Shift > 31) {
MCInst TmpInst0;
MCInstLowering.LowerLargeShift(I, TmpInst0, Shift - 32);
OutStreamer.EmitInstruction(TmpInst0);
return;
}
}
break;
// Double extract instruction is chosen by pos and size operands
Mips::LowerLargeShift(TmpInst0);
break;
// Double extract instruction is chosen by pos and size operands
case Mips::DEXT:
case Mips::DINS:
assert(Subtarget->hasMips64() && "DEXT/DINS are MIPS64 instructions");
{
MCInst TmpInst0;
MCInstLowering.LowerDextDins(I, TmpInst0);
OutStreamer.EmitInstruction(TmpInst0);
return;
}
Mips::LowerDextDins(TmpInst0);
}
}
MCInstLowering.Lower(I++, TmpInst0);
OutStreamer.EmitInstruction(TmpInst0);
} while ((I != E) && I->isInsideBundle()); // Delay slot check
}