mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-17 21:29:20 +00:00
Adjust to change in ctor
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23585 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
4b2e5a680f
commit
a916dd8888
@ -43,7 +43,7 @@ namespace {
|
||||
SparcV9::g7, SparcV9::o6
|
||||
};
|
||||
struct IRClass : public TargetRegisterClass {
|
||||
IRClass() : TargetRegisterClass(8, 8, IR, IR + 32) {}
|
||||
IRClass() : TargetRegisterClass(MVT::i64, 8, 8, IR, IR + 32) {}
|
||||
} IRInstance;
|
||||
|
||||
|
||||
@ -71,7 +71,7 @@ namespace {
|
||||
// one (32, 34, ...), and they must contain double-fp or quad-fp
|
||||
// values... see below about the aliasing problems.
|
||||
struct FRClass : public TargetRegisterClass {
|
||||
FRClass() : TargetRegisterClass(4, 8, FR, FR + 64) {}
|
||||
FRClass() : TargetRegisterClass(MVT::f32, 4, 8, FR, FR + 64) {}
|
||||
} FRInstance;
|
||||
|
||||
|
||||
@ -80,7 +80,7 @@ namespace {
|
||||
SparcV9::xcc, SparcV9::icc, SparcV9::ccr
|
||||
};
|
||||
struct ICCRClass : public TargetRegisterClass {
|
||||
ICCRClass() : TargetRegisterClass(1, 8, ICCR, ICCR + 3) {}
|
||||
ICCRClass() : TargetRegisterClass(MVT::i1, 1, 8, ICCR, ICCR + 3) {}
|
||||
} ICCRInstance;
|
||||
|
||||
|
||||
@ -89,7 +89,7 @@ namespace {
|
||||
SparcV9::fcc0, SparcV9::fcc1, SparcV9::fcc2, SparcV9::fcc3
|
||||
};
|
||||
struct FCCRClass : public TargetRegisterClass {
|
||||
FCCRClass() : TargetRegisterClass(1, 8, FCCR, FCCR + 4) {}
|
||||
FCCRClass() : TargetRegisterClass(MVT::i1, 1, 8, FCCR, FCCR + 4) {}
|
||||
} FCCRInstance;
|
||||
|
||||
|
||||
@ -98,7 +98,7 @@ namespace {
|
||||
SparcV9::fsr
|
||||
};
|
||||
struct SRClass : public TargetRegisterClass {
|
||||
SRClass() : TargetRegisterClass(8, 8, SR, SR + 1) {}
|
||||
SRClass() : TargetRegisterClass(MVT::i64, 8, 8, SR, SR + 1) {}
|
||||
} SRInstance;
|
||||
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user