mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-06-30 20:24:32 +00:00
Fix VC++ precedence warning.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22902 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -1171,7 +1171,7 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
|
|||||||
if (Opcode == ISD::SRA) {
|
if (Opcode == ISD::SRA) {
|
||||||
// If the sign bit is known to be zero, switch this to a SRL.
|
// If the sign bit is known to be zero, switch this to a SRL.
|
||||||
if (MaskedValueIsZero(N1,
|
if (MaskedValueIsZero(N1,
|
||||||
1ULL << MVT::getSizeInBits(N1.getValueType())-1,
|
1ULL << (MVT::getSizeInBits(N1.getValueType())-1),
|
||||||
TLI))
|
TLI))
|
||||||
return getNode(ISD::SRL, N1.getValueType(), N1, N2);
|
return getNode(ISD::SRL, N1.getValueType(), N1, N2);
|
||||||
} else {
|
} else {
|
||||||
|
Reference in New Issue
Block a user