mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 18:29:46 +00:00
Remove some AddedComplexity tags that were forcing priority for AVX over SSE. Use predicates instead.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@200458 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
0dd6b9b974
commit
a93d7e9276
@ -3055,6 +3055,7 @@ let isCodeGenOnly = 1 in {
|
||||
// we now generate:
|
||||
// addss %xmm1, %xmm0
|
||||
|
||||
let Predicates = [UseSSE1] in {
|
||||
def : Pat<(v4f32 (X86Movss (v4f32 VR128:$dst), (v4f32 (scalar_to_vector (fadd
|
||||
(f32 (vector_extract (v4f32 VR128:$dst), (iPTR 0))),
|
||||
FR32:$src))))),
|
||||
@ -3071,8 +3072,9 @@ def : Pat<(v4f32 (X86Movss (v4f32 VR128:$dst), (v4f32 (scalar_to_vector (fdiv
|
||||
(f32 (vector_extract (v4f32 VR128:$dst), (iPTR 0))),
|
||||
FR32:$src))))),
|
||||
(DIVSSrr_Int v4f32:$dst, (COPY_TO_REGCLASS FR32:$src, VR128))>;
|
||||
}
|
||||
|
||||
let Predicates = [HasSSE2] in {
|
||||
let Predicates = [UseSSE2] in {
|
||||
// SSE2 patterns to select scalar double-precision fp arithmetic instructions
|
||||
|
||||
def : Pat<(v2f64 (X86Movsd (v2f64 VR128:$dst), (v2f64 (scalar_to_vector (fadd
|
||||
@ -3117,11 +3119,9 @@ let Predicates = [UseSSE41] in {
|
||||
(DIVSSrr_Int v4f32:$dst, (COPY_TO_REGCLASS FR32:$src, VR128))>;
|
||||
}
|
||||
|
||||
let AddedComplexity = 20, Predicates = [HasAVX] in {
|
||||
let Predicates = [HasAVX] in {
|
||||
// The following patterns select AVX Scalar single/double precision fp
|
||||
// arithmetic instructions.
|
||||
// The 'AddedComplexity' is required to give them higher priority over
|
||||
// the equivalent SSE/SSE2 patterns.
|
||||
|
||||
def : Pat<(v2f64 (X86Movsd (v2f64 VR128:$dst), (v2f64 (scalar_to_vector (fadd
|
||||
(f64 (vector_extract (v2f64 VR128:$dst), (iPTR 0))),
|
||||
@ -3176,6 +3176,7 @@ let AddedComplexity = 20, Predicates = [HasAVX] in {
|
||||
// we now generate:
|
||||
// addss %xmm1, %xmm0
|
||||
|
||||
let Predicates = [UseSSE1] in {
|
||||
def : Pat<(v4f32 (X86Movss (v4f32 VR128:$dst),
|
||||
(fadd (v4f32 VR128:$dst), (v4f32 VR128:$src)))),
|
||||
(ADDSSrr_Int v4f32:$dst, v4f32:$src)>;
|
||||
@ -3188,8 +3189,9 @@ def : Pat<(v4f32 (X86Movss (v4f32 VR128:$dst),
|
||||
def : Pat<(v4f32 (X86Movss (v4f32 VR128:$dst),
|
||||
(fdiv (v4f32 VR128:$dst), (v4f32 VR128:$src)))),
|
||||
(DIVSSrr_Int v4f32:$dst, v4f32:$src)>;
|
||||
}
|
||||
|
||||
let Predicates = [HasSSE2] in {
|
||||
let Predicates = [UseSSE2] in {
|
||||
// SSE2 patterns to select scalar double-precision fp arithmetic instructions
|
||||
// from a packed double-precision fp instruction plus movsd.
|
||||
|
||||
@ -3207,12 +3209,10 @@ let Predicates = [HasSSE2] in {
|
||||
(DIVSDrr_Int v2f64:$dst, v2f64:$src)>;
|
||||
}
|
||||
|
||||
let AddedComplexity = 20, Predicates = [HasAVX] in {
|
||||
let Predicates = [HasAVX] in {
|
||||
// The following patterns select AVX Scalar single/double precision fp
|
||||
// arithmetic instructions from a packed single precision fp instruction
|
||||
// plus movss/movsd.
|
||||
// The 'AddedComplexity' is required to give them higher priority over
|
||||
// the equivalent SSE/SSE2 patterns.
|
||||
|
||||
def : Pat<(v4f32 (X86Movss (v4f32 VR128:$dst),
|
||||
(fadd (v4f32 VR128:$dst), (v4f32 VR128:$src)))),
|
||||
|
Loading…
Reference in New Issue
Block a user