6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-15 07:34:33 +00:00
Code Issues Projects Releases Wiki Activity

MipsAsmParser: Try to unbreak tests to add extra check.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@172315 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2013-01-12 15:19:10 +00:00
parent 8591fa38e6
commit a96a96cefa
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Mips/AsmParser/MipsAsmParser.cpp
View File

@ -332,14 +332,14 @@ public:
} }
bool isCPURegsAsm() const { bool isCPURegsAsm() const {
return Reg.Kind == Kind_CPURegs; return Kind == k_Register && Reg.Kind == Kind_CPURegs;
} }
void addCPURegsAsmOperands(MCInst &Inst, unsigned N) const { void addCPURegsAsmOperands(MCInst &Inst, unsigned N) const {
Inst.addOperand(MCOperand::CreateReg(Reg.RegNum)); Inst.addOperand(MCOperand::CreateReg(Reg.RegNum));
} }
bool isCPU64RegsAsm() const { bool isCPU64RegsAsm() const {
return Reg.Kind == Kind_CPU64Regs; return Kind == k_Register && Reg.Kind == Kind_CPU64Regs;
} }
void addCPU64RegsAsmOperands(MCInst &Inst, unsigned N) const { void addCPU64RegsAsmOperands(MCInst &Inst, unsigned N) const {
Inst.addOperand(MCOperand::CreateReg(Reg.RegNum)); Inst.addOperand(MCOperand::CreateReg(Reg.RegNum));