mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-22 10:29:35 +00:00
Replace copyRegToReg with copyPhysReg for XCore.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@108087 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
8e18a1a5cf
commit
a98625cdad
@ -356,37 +356,31 @@ XCoreInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const {
|
||||
return 2;
|
||||
}
|
||||
|
||||
bool XCoreInstrInfo::copyRegToReg(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator I,
|
||||
void XCoreInstrInfo::copyPhysReg(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator I, DebugLoc DL,
|
||||
unsigned DestReg, unsigned SrcReg,
|
||||
const TargetRegisterClass *DestRC,
|
||||
const TargetRegisterClass *SrcRC,
|
||||
DebugLoc DL) const {
|
||||
bool KillSrc) const {
|
||||
bool GRDest = XCore::GRRegsRegClass.contains(DestReg);
|
||||
bool GRSrc = XCore::GRRegsRegClass.contains(SrcReg);
|
||||
|
||||
if (DestRC == SrcRC) {
|
||||
if (DestRC == XCore::GRRegsRegisterClass) {
|
||||
if (GRDest && GRSrc) {
|
||||
BuildMI(MBB, I, DL, get(XCore::ADD_2rus), DestReg)
|
||||
.addReg(SrcReg)
|
||||
.addReg(SrcReg, getKillRegState(KillSrc))
|
||||
.addImm(0);
|
||||
return true;
|
||||
} else {
|
||||
return false;
|
||||
}
|
||||
return;
|
||||
}
|
||||
|
||||
if (SrcRC == XCore::RRegsRegisterClass && SrcReg == XCore::SP &&
|
||||
DestRC == XCore::GRRegsRegisterClass) {
|
||||
BuildMI(MBB, I, DL, get(XCore::LDAWSP_ru6), DestReg)
|
||||
.addImm(0);
|
||||
return true;
|
||||
if (GRDest && SrcReg == XCore::SP) {
|
||||
BuildMI(MBB, I, DL, get(XCore::LDAWSP_ru6), DestReg).addImm(0);
|
||||
return;
|
||||
}
|
||||
if (DestRC == XCore::RRegsRegisterClass && DestReg == XCore::SP &&
|
||||
SrcRC == XCore::GRRegsRegisterClass) {
|
||||
|
||||
if (DestReg == XCore::SP && GRSrc) {
|
||||
BuildMI(MBB, I, DL, get(XCore::SETSP_1r))
|
||||
.addReg(SrcReg);
|
||||
return true;
|
||||
.addReg(SrcReg, getKillRegState(KillSrc));
|
||||
return;
|
||||
}
|
||||
return false;
|
||||
llvm_unreachable("Impossible reg-to-reg copy");
|
||||
}
|
||||
|
||||
void XCoreInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
|
||||
|
@ -64,12 +64,10 @@ public:
|
||||
|
||||
virtual unsigned RemoveBranch(MachineBasicBlock &MBB) const;
|
||||
|
||||
virtual bool copyRegToReg(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator I,
|
||||
virtual void copyPhysReg(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator I, DebugLoc DL,
|
||||
unsigned DestReg, unsigned SrcReg,
|
||||
const TargetRegisterClass *DestRC,
|
||||
const TargetRegisterClass *SrcRC,
|
||||
DebugLoc DL) const;
|
||||
bool KillSrc) const;
|
||||
|
||||
virtual void storeRegToStackSlot(MachineBasicBlock &MBB,
|
||||
MachineBasicBlock::iterator MI,
|
||||
|
Loading…
Reference in New Issue
Block a user