mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-01 10:57:21 +00:00
Misc tweaks to Intel asm printing to make it more compatible with MASM.
Patch by Benedict Gaster. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73753 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eli Friedman
parent
6a35b40250
commit
aace4b1a2c
@ -339,8 +339,8 @@ void X86IntelAsmPrinter::printPICJumpTableSetLabel(unsigned uid,
|
||||
}
|
||||
|
||||
void X86IntelAsmPrinter::printPICLabel(const MachineInstr *MI, unsigned Op) {
|
||||
O << "\"L" << getFunctionNumber() << "$pb\"\n";
|
||||
O << "\"L" << getFunctionNumber() << "$pb\":";
|
||||
O << "L" << getFunctionNumber() << "$pb\n";
|
||||
O << "L" << getFunctionNumber() << "$pb:";
|
||||
}
|
||||
|
||||
bool X86IntelAsmPrinter::printAsmMRegister(const MachineOperand &MO,
|
||||
@ -362,7 +362,7 @@ bool X86IntelAsmPrinter::printAsmMRegister(const MachineOperand &MO,
|
||||
break;
|
||||
}
|
||||
|
||||
O << '%' << TRI->getName(Reg);
|
||||
O << TRI->getName(Reg);
|
||||
return false;
|
||||
}
|
||||
|
||||
@ -414,7 +414,7 @@ bool X86IntelAsmPrinter::doInitialization(Module &M) {
|
||||
|
||||
Mang->markCharUnacceptable('.');
|
||||
|
||||
O << "\t.686\n\t.model flat\n\n";
|
||||
O << "\t.686\n\t.MMX\n\t.XMM\n\t.model flat\n\n";
|
||||
|
||||
// Emit declarations for external functions.
|
||||
for (Module::iterator I = M.begin(), E = M.end(); I != E; ++I)
|
||||
@ -422,7 +422,7 @@ bool X86IntelAsmPrinter::doInitialization(Module &M) {
|
||||
std::string Name = Mang->getValueName(I);
|
||||
decorateName(Name, I);
|
||||
|
||||
O << "\textern " ;
|
||||
O << "\tEXTERN " ;
|
||||
if (I->hasDLLImportLinkage()) {
|
||||
O << "__imp_";
|
||||
}
|
||||
@ -436,7 +436,7 @@ bool X86IntelAsmPrinter::doInitialization(Module &M) {
|
||||
if (I->isDeclaration()) {
|
||||
std::string Name = Mang->getValueName(I);
|
||||
|
||||
O << "\textern " ;
|
||||
O << "\tEXTERN " ;
|
||||
if (I->hasDLLImportLinkage()) {
|
||||
O << "__imp_";
|
||||
}
|
||||
@ -471,14 +471,14 @@ bool X86IntelAsmPrinter::doFinalization(Module &M) {
|
||||
case GlobalValue::WeakAnyLinkage:
|
||||
case GlobalValue::WeakODRLinkage:
|
||||
SwitchToDataSection("");
|
||||
O << name << "?\tsegment common 'COMMON'\n";
|
||||
O << name << "?\tSEGEMNT PARA common 'COMMON'\n";
|
||||
bCustomSegment = true;
|
||||
// FIXME: the default alignment is 16 bytes, but 1, 2, 4, and 256
|
||||
// are also available.
|
||||
break;
|
||||
case GlobalValue::AppendingLinkage:
|
||||
SwitchToDataSection("");
|
||||
O << name << "?\tsegment public 'DATA'\n";
|
||||
O << name << "?\tSEGMENT PARA public 'DATA'\n";
|
||||
bCustomSegment = true;
|
||||
// FIXME: the default alignment is 16 bytes, but 1, 2, 4, and 256
|
||||
// are also available.
|
||||
|
||||
@ -1735,13 +1735,13 @@ let isTwoAddress = 0 in {
|
||||
let Defs = [EFLAGS] in {
|
||||
let Uses = [CL] in {
|
||||
def SHL8rCL : I<0xD2, MRM4r, (outs GR8 :$dst), (ins GR8 :$src),
|
||||
"shl{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR8:$dst, (shl GR8:$src, CL))]>;
|
||||
def SHL16rCL : I<0xD3, MRM4r, (outs GR16:$dst), (ins GR16:$src),
|
||||
"shl{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR16:$dst, (shl GR16:$src, CL))]>, OpSize;
|
||||
def SHL32rCL : I<0xD3, MRM4r, (outs GR32:$dst), (ins GR32:$src),
|
||||
"shl{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (shl GR32:$src, CL))]>;
|
||||
} // Uses = [CL]
|
||||
|
||||
@ -1762,13 +1762,13 @@ def SHL32ri : Ii8<0xC1, MRM4r, (outs GR32:$dst), (ins GR32:$src1, i8imm:$src2),
|
||||
let isTwoAddress = 0 in {
|
||||
let Uses = [CL] in {
|
||||
def SHL8mCL : I<0xD2, MRM4m, (outs), (ins i8mem :$dst),
|
||||
"shl{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (shl (loadi8 addr:$dst), CL), addr:$dst)]>;
|
||||
def SHL16mCL : I<0xD3, MRM4m, (outs), (ins i16mem:$dst),
|
||||
"shl{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (shl (loadi16 addr:$dst), CL), addr:$dst)]>, OpSize;
|
||||
def SHL32mCL : I<0xD3, MRM4m, (outs), (ins i32mem:$dst),
|
||||
"shl{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"shl{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (shl (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def SHL8mi : Ii8<0xC0, MRM4m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
@ -1797,13 +1797,13 @@ let isTwoAddress = 0 in {
|
||||
|
||||
let Uses = [CL] in {
|
||||
def SHR8rCL : I<0xD2, MRM5r, (outs GR8 :$dst), (ins GR8 :$src),
|
||||
"shr{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR8:$dst, (srl GR8:$src, CL))]>;
|
||||
def SHR16rCL : I<0xD3, MRM5r, (outs GR16:$dst), (ins GR16:$src),
|
||||
"shr{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR16:$dst, (srl GR16:$src, CL))]>, OpSize;
|
||||
def SHR32rCL : I<0xD3, MRM5r, (outs GR32:$dst), (ins GR32:$src),
|
||||
"shr{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (srl GR32:$src, CL))]>;
|
||||
}
|
||||
|
||||
@ -1831,14 +1831,14 @@ def SHR32r1 : I<0xD1, MRM5r, (outs GR32:$dst), (ins GR32:$src1),
|
||||
let isTwoAddress = 0 in {
|
||||
let Uses = [CL] in {
|
||||
def SHR8mCL : I<0xD2, MRM5m, (outs), (ins i8mem :$dst),
|
||||
"shr{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (srl (loadi8 addr:$dst), CL), addr:$dst)]>;
|
||||
def SHR16mCL : I<0xD3, MRM5m, (outs), (ins i16mem:$dst),
|
||||
"shr{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (srl (loadi16 addr:$dst), CL), addr:$dst)]>,
|
||||
OpSize;
|
||||
def SHR32mCL : I<0xD3, MRM5m, (outs), (ins i32mem:$dst),
|
||||
"shr{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"shr{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (srl (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def SHR8mi : Ii8<0xC0, MRM5m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
@ -1866,13 +1866,13 @@ let isTwoAddress = 0 in {
|
||||
|
||||
let Uses = [CL] in {
|
||||
def SAR8rCL : I<0xD2, MRM7r, (outs GR8 :$dst), (ins GR8 :$src),
|
||||
"sar{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR8:$dst, (sra GR8:$src, CL))]>;
|
||||
def SAR16rCL : I<0xD3, MRM7r, (outs GR16:$dst), (ins GR16:$src),
|
||||
"sar{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR16:$dst, (sra GR16:$src, CL))]>, OpSize;
|
||||
def SAR32rCL : I<0xD3, MRM7r, (outs GR32:$dst), (ins GR32:$src),
|
||||
"sar{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (sra GR32:$src, CL))]>;
|
||||
}
|
||||
|
||||
@ -1901,13 +1901,13 @@ def SAR32r1 : I<0xD1, MRM7r, (outs GR32:$dst), (ins GR32:$src1),
|
||||
let isTwoAddress = 0 in {
|
||||
let Uses = [CL] in {
|
||||
def SAR8mCL : I<0xD2, MRM7m, (outs), (ins i8mem :$dst),
|
||||
"sar{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (sra (loadi8 addr:$dst), CL), addr:$dst)]>;
|
||||
def SAR16mCL : I<0xD3, MRM7m, (outs), (ins i16mem:$dst),
|
||||
"sar{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (sra (loadi16 addr:$dst), CL), addr:$dst)]>, OpSize;
|
||||
def SAR32mCL : I<0xD3, MRM7m, (outs), (ins i32mem:$dst),
|
||||
"sar{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"sar{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (sra (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def SAR8mi : Ii8<0xC0, MRM7m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
@ -1938,13 +1938,13 @@ let isTwoAddress = 0 in {
|
||||
// FIXME: provide shorter instructions when imm8 == 1
|
||||
let Uses = [CL] in {
|
||||
def ROL8rCL : I<0xD2, MRM0r, (outs GR8 :$dst), (ins GR8 :$src),
|
||||
"rol{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR8:$dst, (rotl GR8:$src, CL))]>;
|
||||
def ROL16rCL : I<0xD3, MRM0r, (outs GR16:$dst), (ins GR16:$src),
|
||||
"rol{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR16:$dst, (rotl GR16:$src, CL))]>, OpSize;
|
||||
def ROL32rCL : I<0xD3, MRM0r, (outs GR32:$dst), (ins GR32:$src),
|
||||
"rol{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (rotl GR32:$src, CL))]>;
|
||||
}
|
||||
|
||||
@ -1972,13 +1972,13 @@ def ROL32r1 : I<0xD1, MRM0r, (outs GR32:$dst), (ins GR32:$src1),
|
||||
let isTwoAddress = 0 in {
|
||||
let Uses = [CL] in {
|
||||
def ROL8mCL : I<0xD2, MRM0m, (outs), (ins i8mem :$dst),
|
||||
"rol{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotl (loadi8 addr:$dst), CL), addr:$dst)]>;
|
||||
def ROL16mCL : I<0xD3, MRM0m, (outs), (ins i16mem:$dst),
|
||||
"rol{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotl (loadi16 addr:$dst), CL), addr:$dst)]>, OpSize;
|
||||
def ROL32mCL : I<0xD3, MRM0m, (outs), (ins i32mem:$dst),
|
||||
"rol{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"rol{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotl (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def ROL8mi : Ii8<0xC0, MRM0m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
@ -2007,13 +2007,13 @@ let isTwoAddress = 0 in {
|
||||
|
||||
let Uses = [CL] in {
|
||||
def ROR8rCL : I<0xD2, MRM1r, (outs GR8 :$dst), (ins GR8 :$src),
|
||||
"ror{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR8:$dst, (rotr GR8:$src, CL))]>;
|
||||
def ROR16rCL : I<0xD3, MRM1r, (outs GR16:$dst), (ins GR16:$src),
|
||||
"ror{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR16:$dst, (rotr GR16:$src, CL))]>, OpSize;
|
||||
def ROR32rCL : I<0xD3, MRM1r, (outs GR32:$dst), (ins GR32:$src),
|
||||
"ror{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(set GR32:$dst, (rotr GR32:$src, CL))]>;
|
||||
}
|
||||
|
||||
@ -2041,13 +2041,13 @@ def ROR32r1 : I<0xD1, MRM1r, (outs GR32:$dst), (ins GR32:$src1),
|
||||
let isTwoAddress = 0 in {
|
||||
let Uses = [CL] in {
|
||||
def ROR8mCL : I<0xD2, MRM1m, (outs), (ins i8mem :$dst),
|
||||
"ror{b}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{b}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotr (loadi8 addr:$dst), CL), addr:$dst)]>;
|
||||
def ROR16mCL : I<0xD3, MRM1m, (outs), (ins i16mem:$dst),
|
||||
"ror{w}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{w}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotr (loadi16 addr:$dst), CL), addr:$dst)]>, OpSize;
|
||||
def ROR32mCL : I<0xD3, MRM1m, (outs), (ins i32mem:$dst),
|
||||
"ror{l}\t{%cl, $dst|$dst, %CL}",
|
||||
"ror{l}\t{%cl, $dst|$dst, CL}",
|
||||
[(store (rotr (loadi32 addr:$dst), CL), addr:$dst)]>;
|
||||
}
|
||||
def ROR8mi : Ii8<0xC0, MRM1m, (outs), (ins i8mem :$dst, i8imm:$src),
|
||||
@ -2079,17 +2079,17 @@ let isTwoAddress = 0 in {
|
||||
// Double shift instructions (generalizations of rotate)
|
||||
let Uses = [CL] in {
|
||||
def SHLD32rrCL : I<0xA5, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
|
||||
"shld{l}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shld{l}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(set GR32:$dst, (X86shld GR32:$src1, GR32:$src2, CL))]>, TB;
|
||||
def SHRD32rrCL : I<0xAD, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
|
||||
"shrd{l}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shrd{l}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(set GR32:$dst, (X86shrd GR32:$src1, GR32:$src2, CL))]>, TB;
|
||||
def SHLD16rrCL : I<0xA5, MRMDestReg, (outs GR16:$dst), (ins GR16:$src1, GR16:$src2),
|
||||
"shld{w}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shld{w}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(set GR16:$dst, (X86shld GR16:$src1, GR16:$src2, CL))]>,
|
||||
TB, OpSize;
|
||||
def SHRD16rrCL : I<0xAD, MRMDestReg, (outs GR16:$dst), (ins GR16:$src1, GR16:$src2),
|
||||
"shrd{w}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shrd{w}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(set GR16:$dst, (X86shrd GR16:$src1, GR16:$src2, CL))]>,
|
||||
TB, OpSize;
|
||||
}
|
||||
@ -2124,11 +2124,11 @@ def SHRD16rri8 : Ii8<0xAC, MRMDestReg,
|
||||
let isTwoAddress = 0 in {
|
||||
let Uses = [CL] in {
|
||||
def SHLD32mrCL : I<0xA5, MRMDestMem, (outs), (ins i32mem:$dst, GR32:$src2),
|
||||
"shld{l}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shld{l}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(store (X86shld (loadi32 addr:$dst), GR32:$src2, CL),
|
||||
addr:$dst)]>, TB;
|
||||
def SHRD32mrCL : I<0xAD, MRMDestMem, (outs), (ins i32mem:$dst, GR32:$src2),
|
||||
"shrd{l}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shrd{l}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(store (X86shrd (loadi32 addr:$dst), GR32:$src2, CL),
|
||||
addr:$dst)]>, TB;
|
||||
}
|
||||
@ -2147,11 +2147,11 @@ let isTwoAddress = 0 in {
|
||||
|
||||
let Uses = [CL] in {
|
||||
def SHLD16mrCL : I<0xA5, MRMDestMem, (outs), (ins i16mem:$dst, GR16:$src2),
|
||||
"shld{w}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shld{w}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(store (X86shld (loadi16 addr:$dst), GR16:$src2, CL),
|
||||
addr:$dst)]>, TB, OpSize;
|
||||
def SHRD16mrCL : I<0xAD, MRMDestMem, (outs), (ins i16mem:$dst, GR16:$src2),
|
||||
"shrd{w}\t{%cl, $src2, $dst|$dst, $src2, %CL}",
|
||||
"shrd{w}\t{%cl, $src2, $dst|$dst, $src2, CL}",
|
||||
[(store (X86shrd (loadi16 addr:$dst), GR16:$src2, CL),
|
||||
addr:$dst)]>, TB, OpSize;
|
||||
}
|
||||
|
||||
@ -303,8 +303,11 @@ X86WinTargetAsmInfo::X86WinTargetAsmInfo(const X86TargetMachine &TM):
|
||||
GlobalPrefix = "_";
|
||||
CommentString = ";";
|
||||
|
||||
InlineAsmStart = "; InlineAsm Start";
|
||||
InlineAsmEnd = "; InlineAsm End";
|
||||
|
||||
PrivateGlobalPrefix = "$";
|
||||
AlignDirective = "\talign\t";
|
||||
AlignDirective = "\tALIGN\t";
|
||||
ZeroDirective = "\tdb\t";
|
||||
ZeroDirectiveSuffix = " dup(0)";
|
||||
AsciiDirective = "\tdb\t";
|
||||
@ -316,13 +319,15 @@ X86WinTargetAsmInfo::X86WinTargetAsmInfo(const X86TargetMachine &TM):
|
||||
HasDotTypeDotSizeDirective = false;
|
||||
HasSingleParameterDotFile = false;
|
||||
|
||||
AlignmentIsInBytes = true;
|
||||
|
||||
TextSection = getUnnamedSection("_text", SectionFlags::Code);
|
||||
DataSection = getUnnamedSection("_data", SectionFlags::Writeable);
|
||||
|
||||
JumpTableDataSection = NULL;
|
||||
SwitchToSectionDirective = "";
|
||||
TextSectionStartSuffix = "\tsegment 'CODE'";
|
||||
DataSectionStartSuffix = "\tsegment 'DATA'";
|
||||
TextSectionStartSuffix = "\tSEGMENT PARA 'CODE'";
|
||||
DataSectionStartSuffix = "\tSEGMENT PARA 'DATA'";
|
||||
SectionEndDirectiveSuffix = "\tends\n";
|
||||
}
|
||||
|
||||
|
||||
Loading…
Reference in New Issue
Block a user