mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-24 09:29:42 +00:00
Thumb2 assembly parsing and encoding for UQASX/UQSAX.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@140111 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
d7e2785ea8
commit
ab3bf97fe0
@ -4958,6 +4958,10 @@ def : MnemonicAlias<"uaddsubx", "uasx">;
|
|||||||
def : MnemonicAlias<"uhaddsubx", "uhasx">;
|
def : MnemonicAlias<"uhaddsubx", "uhasx">;
|
||||||
// UHSAX == UHSUBADDX
|
// UHSAX == UHSUBADDX
|
||||||
def : MnemonicAlias<"uhsubaddx", "uhsax">;
|
def : MnemonicAlias<"uhsubaddx", "uhsax">;
|
||||||
|
// UQASX == UQADDSUBX
|
||||||
|
def : MnemonicAlias<"uqaddsubx", "uqasx">;
|
||||||
|
// UQSAX == UQSUBADDX
|
||||||
|
def : MnemonicAlias<"uqsubaddx", "uqsax">;
|
||||||
|
|
||||||
// LDRSBT/LDRHT/LDRSHT post-index offset if optional.
|
// LDRSBT/LDRHT/LDRSHT post-index offset if optional.
|
||||||
// Note that the write-back output register is a dummy operand for MC (it's
|
// Note that the write-back output register is a dummy operand for MC (it's
|
||||||
|
@ -2826,3 +2826,31 @@ _func:
|
|||||||
@ CHECK: ite gt @ encoding: [0xcc,0xbf]
|
@ CHECK: ite gt @ encoding: [0xcc,0xbf]
|
||||||
@ CHECK: uqadd16gt r4, r7, r9 @ encoding: [0x97,0xfa,0x59,0xf4]
|
@ CHECK: uqadd16gt r4, r7, r9 @ encoding: [0x97,0xfa,0x59,0xf4]
|
||||||
@ CHECK: uqadd8le r8, r1, r2 @ encoding: [0x81,0xfa,0x52,0xf8]
|
@ CHECK: uqadd8le r8, r1, r2 @ encoding: [0x81,0xfa,0x52,0xf8]
|
||||||
|
|
||||||
|
|
||||||
|
@------------------------------------------------------------------------------
|
||||||
|
@ UQASX/UQSAX
|
||||||
|
@------------------------------------------------------------------------------
|
||||||
|
uqasx r1, r2, r3
|
||||||
|
uqsax r3, r4, r8
|
||||||
|
ite gt
|
||||||
|
uqasxgt r4, r7, r9
|
||||||
|
uqsaxle r8, r1, r2
|
||||||
|
|
||||||
|
uqaddsubx r1, r2, r3
|
||||||
|
uqsubaddx r3, r4, r8
|
||||||
|
ite gt
|
||||||
|
uqaddsubxgt r4, r7, r9
|
||||||
|
uqsubaddxle r8, r1, r2
|
||||||
|
|
||||||
|
@ CHECK: uqasx r1, r2, r3 @ encoding: [0xa2,0xfa,0x53,0xf1]
|
||||||
|
@ CHECK: uqsax r3, r4, r8 @ encoding: [0xe4,0xfa,0x58,0xf3]
|
||||||
|
@ CHECK: ite gt @ encoding: [0xcc,0xbf]
|
||||||
|
@ CHECK: uqasxgt r4, r7, r9 @ encoding: [0xa7,0xfa,0x59,0xf4]
|
||||||
|
@ CHECK: uqsaxle r8, r1, r2 @ encoding: [0xe1,0xfa,0x52,0xf8]
|
||||||
|
|
||||||
|
@ CHECK: uqasx r1, r2, r3 @ encoding: [0xa2,0xfa,0x53,0xf1]
|
||||||
|
@ CHECK: uqsax r3, r4, r8 @ encoding: [0xe4,0xfa,0x58,0xf3]
|
||||||
|
@ CHECK: ite gt @ encoding: [0xcc,0xbf]
|
||||||
|
@ CHECK: uqasxgt r4, r7, r9 @ encoding: [0xa7,0xfa,0x59,0xf4]
|
||||||
|
@ CHECK: uqsaxle r8, r1, r2 @ encoding: [0xe1,0xfa,0x52,0xf8]
|
||||||
|
Loading…
Reference in New Issue
Block a user