6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

Do not turn 8-bit OR to ADD since ADD8ri is not 3-addressfiable.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@93182 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2010-01-11 20:18:04 +00:00
parent fe240b1066
commit ac000fa0ed
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/X86/X86InstrInfo.td
View File

@ -1892,7 +1892,7 @@ def OR32rm : I<0x0B, MRMSrcMem , (outs GR32:$dst),
def OR8ri : Ii8 <0x80, MRM1r, (outs GR8 :$dst), def OR8ri : Ii8 <0x80, MRM1r, (outs GR8 :$dst),
(ins GR8 :$src1, i8imm:$src2), (ins GR8 :$src1, i8imm:$src2),
"or{b}\t{$src2, $dst|$dst, $src2}", "or{b}\t{$src2, $dst|$dst, $src2}",
[(set GR8:$dst, (or_not_add GR8:$src1, imm:$src2)), [(set GR8:$dst, (or GR8:$src1, imm:$src2)),
(implicit EFLAGS)]>; (implicit EFLAGS)]>;
def OR16ri : Ii16<0x81, MRM1r, (outs GR16:$dst), def OR16ri : Ii16<0x81, MRM1r, (outs GR16:$dst),
(ins GR16:$src1, i16imm:$src2), (ins GR16:$src1, i16imm:$src2),
@ -4663,9 +4663,6 @@ def : Pat<(i32 (anyext (i8 (X86setcc_c X86_COND_B, EFLAGS)))),
(SETB_C32r)>; (SETB_C32r)>;
// (or x, c) -> (add x, c) if masked bits are known zero. // (or x, c) -> (add x, c) if masked bits are known zero.
def : Pat<(parallel (or_is_add GR8:$src1, imm:$src2),
(implicit EFLAGS)),
(ADD8ri GR8:$src1, imm:$src2)>;
def : Pat<(parallel (or_is_add GR16:$src1, imm:$src2), def : Pat<(parallel (or_is_add GR16:$src1, imm:$src2),
(implicit EFLAGS)), (implicit EFLAGS)),
(ADD16ri GR16:$src1, imm:$src2)>; (ADD16ri GR16:$src1, imm:$src2)>;