6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-30 19:55:11 +00:00
Code Issues Projects Releases Wiki Activity

Change default target architecture from Mips1 to Mips32r1 in preparation for

Browse Source 
removing support for Mips1 and Mips2. 

This change and the ones that follow have been discussed with and approved by
Bruno.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@139344 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2011-09-09 01:13:27 +00:00
parent d40b0b0a06
commit ad5f0c9e73
6 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/Mips/Mips.td
View File

@ -79,6 +79,7 @@ def : Proc<"r3000", [FeatureMips1]>;
def : Proc<"mips2", [FeatureMips2]>;
def : Proc<"r6000", [FeatureMips2]>;
def : Proc<"mips32r1", [FeatureMips32]>;
def : Proc<"4ke", [FeatureMips32r2]>;
// Allegrex is a 32bit subset of r4000, both for integer and fp registers,

3
lib/Target/Mips/MipsSubtarget.cpp
View File

@ -31,8 +31,7 @@ MipsSubtarget::MipsSubtarget(const std::string &TT, const std::string &CPU,
{
std::string CPUName = CPU;
if (CPUName.empty())
CPUName = "mips1";
MipsArchVersion = Mips1;
CPUName = "mips32r1";
// Parse features string.
ParseSubtargetFeatures(CPUName, FS);

4
test/CodeGen/Mips/2010-07-20-Select.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mips -relocation-model=static | FileCheck %s
; RUN: llc < %s -march=mips -relocation-model=static -regalloc=basic | FileCheck %s
; RUN: llc < %s -march=mips -relocation-model=static -mcpu=mips1 | FileCheck %s
; RUN: llc < %s -march=mips -relocation-model=static -regalloc=basic -mcpu=mips1 | FileCheck %s
; Fix PR7473
define i32 @main() nounwind readnone {

2
test/CodeGen/Mips/fpcmp.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mipsel -mcpu=4ke | FileCheck %s -check-prefix=CHECK-MIPS32R2
; RUN: llc < %s -march=mipsel | FileCheck %s -check-prefix=CHECK-MIPS1
; RUN: llc < %s -march=mipsel -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-MIPS1
@g1 = external global i32

4
test/CodeGen/Mips/mips1f64ldst.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mipsel | FileCheck %s -check-prefix=CHECK-EL
; RUN: llc < %s -march=mips | FileCheck %s -check-prefix=CHECK-EB
; RUN: llc < %s -march=mipsel -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-EL
; RUN: llc < %s -march=mips -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-EB
@g1 = common global double 0.000000e+00, align 8
@g2 = common global double 0.000000e+00, align 8

2
test/CodeGen/Mips/select.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mipsel -mcpu=4ke | FileCheck %s -check-prefix=CHECK-MIPS32R2
; RUN: llc < %s -march=mipsel | FileCheck %s -check-prefix=CHECK-MIPS1
; RUN: llc < %s -march=mipsel -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-MIPS1
@d2 = external global double
@d3 = external global double